{"id":"https://openalex.org/W4416706973","doi":"https://doi.org/10.1109/tcsi.2025.3636097","title":"A 0.093\u2006pJ/b/dB 20\u2006Gb/s ADC-Based PAM4 Receiver With 33\u2006dB Loss Compensation Using Time-Interleaved Charge-Based Subranging ADC","display_name":"A 0.093\u2006pJ/b/dB 20\u2006Gb/s ADC-Based PAM4 Receiver With 33\u2006dB Loss Compensation Using Time-Interleaved Charge-Based Subranging ADC","publication_year":2025,"publication_date":"2025-11-26","ids":{"openalex":"https://openalex.org/W4416706973","doi":"https://doi.org/10.1109/tcsi.2025.3636097"},"language":null,"primary_location":{"id":"doi:10.1109/tcsi.2025.3636097","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2025.3636097","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103451137","display_name":"Jin\u2010Seok Heo","orcid":"https://orcid.org/0009-0001-3194-400X"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jin-Seok Heo","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Inter University Semiconductor Research Center, Seoul National University, Seoul, South Korea"],"raw_orcid":"https://orcid.org/0009-0001-3194-400X","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Inter University Semiconductor Research Center, Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Yoona Lee","orcid":"https://orcid.org/0009-0006-7545-536X"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Yoona Lee","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Inter University Semiconductor Research Center, Seoul National University, Seoul, South Korea"],"raw_orcid":"https://orcid.org/0009-0006-7545-536X","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Inter University Semiconductor Research Center, Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061470672","display_name":"Woo\u2010Seok Choi","orcid":"https://orcid.org/0000-0002-3556-8689"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Woo-Seok Choi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Inter University Semiconductor Research Center, Seoul National University, Seoul, South Korea"],"raw_orcid":"https://orcid.org/0000-0002-3556-8689","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Inter University Semiconductor Research Center, Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.31261315,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"73","issue":"5","first_page":"3068","last_page":"3080"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.5016000270843506,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.5016000270843506,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.36160001158714294,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.10890000313520432,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5612999796867371},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.5483999848365784},{"id":"https://openalex.org/keywords/wireline","display_name":"Wireline","score":0.5267999768257141},{"id":"https://openalex.org/keywords/interleaving","display_name":"Interleaving","score":0.4478999972343445},{"id":"https://openalex.org/keywords/capacitive-sensing","display_name":"Capacitive sensing","score":0.4465999901294708},{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.446399986743927},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.4242999851703644},{"id":"https://openalex.org/keywords/dynamic-range","display_name":"Dynamic range","score":0.34299999475479126},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.32030001282691956}],"concepts":[{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6395000219345093},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5662999749183655},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5612999796867371},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.5483999848365784},{"id":"https://openalex.org/C2776951270","wikidata":"https://www.wikidata.org/wiki/Q8026910","display_name":"Wireline","level":3,"score":0.5267999768257141},{"id":"https://openalex.org/C28034677","wikidata":"https://www.wikidata.org/wiki/Q17092530","display_name":"Interleaving","level":2,"score":0.4478999972343445},{"id":"https://openalex.org/C206755178","wikidata":"https://www.wikidata.org/wiki/Q1131271","display_name":"Capacitive sensing","level":2,"score":0.4465999901294708},{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.446399986743927},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.4242999851703644},{"id":"https://openalex.org/C87133666","wikidata":"https://www.wikidata.org/wiki/Q1161699","display_name":"Dynamic range","level":2,"score":0.34299999475479126},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.33899998664855957},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.32030001282691956},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.3124000132083893},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.30660000443458557},{"id":"https://openalex.org/C90327742","wikidata":"https://www.wikidata.org/wiki/Q947396","display_name":"Insertion loss","level":2,"score":0.29269999265670776},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2924000024795532},{"id":"https://openalex.org/C2780023022","wikidata":"https://www.wikidata.org/wiki/Q1338171","display_name":"Compensation (psychology)","level":2,"score":0.2838999927043915},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.28380000591278076},{"id":"https://openalex.org/C7720470","wikidata":"https://www.wikidata.org/wiki/Q954187","display_name":"Transceiver","level":3,"score":0.28299999237060547},{"id":"https://openalex.org/C22762622","wikidata":"https://www.wikidata.org/wiki/Q628904","display_name":"Operating point","level":2,"score":0.2773999869823456},{"id":"https://openalex.org/C174847166","wikidata":"https://www.wikidata.org/wiki/Q1269728","display_name":"Attenuator (electronics)","level":3,"score":0.27390000224113464},{"id":"https://openalex.org/C130277099","wikidata":"https://www.wikidata.org/wiki/Q3676605","display_name":"Figure of merit","level":2,"score":0.26910001039505005},{"id":"https://openalex.org/C177502760","wikidata":"https://www.wikidata.org/wiki/Q782524","display_name":"Automatic gain control","level":4,"score":0.26440000534057617},{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.2549000084400177},{"id":"https://openalex.org/C165838908","wikidata":"https://www.wikidata.org/wiki/Q736777","display_name":"Calibration","level":2,"score":0.25099998712539673}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2025.3636097","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2025.3636097","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320332195","display_name":"Samsung","ror":"https://ror.org/04w3jy968"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W1979509961","https://openalex.org/W1979511872","https://openalex.org/W1999903189","https://openalex.org/W2040932584","https://openalex.org/W2053176058","https://openalex.org/W2060572274","https://openalex.org/W2062684659","https://openalex.org/W2078695547","https://openalex.org/W2080253340","https://openalex.org/W2083899364","https://openalex.org/W2096746219","https://openalex.org/W2158636902","https://openalex.org/W2570488823","https://openalex.org/W2601028978","https://openalex.org/W2609552772","https://openalex.org/W2899111978","https://openalex.org/W2899541480","https://openalex.org/W2900227684","https://openalex.org/W2901452097","https://openalex.org/W2972781853","https://openalex.org/W3000059814","https://openalex.org/W3110546428","https://openalex.org/W4226118297","https://openalex.org/W4226311635","https://openalex.org/W4285184513","https://openalex.org/W4286571911","https://openalex.org/W4293143561","https://openalex.org/W4308089793"],"related_works":[],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3,106],"energy-efficient":[4],"ADC-based":[5],"PAM4":[6],"receiver":[7,135],"fabricated":[8],"in":[9,79],"a":[10,19,31,52,70,127,141,147,163],"28":[11],"nm":[12],"CMOS":[13],"process.":[14],"The":[15,102],"proposed":[16,134,159],"design":[17,85],"features":[18],"four-way":[20],"time-interleaved":[21],"charge-based":[22,34,49],"subranging":[23,66],"ADC":[24,91,104],"that":[25,36,57,74,157],"integrates":[26],"three":[27],"key":[28],"techniques:":[29],"1)":[30],"wide":[32],"input-tolerant":[33],"comparator":[35],"extends":[37],"the":[38,59,65,80,99,133,158],"limited":[39],"input":[40,118],"range":[41],"and":[42,61,68,89,119,165],"improves":[43,58],"operational":[44],"robustness":[45],"of":[46,64,108,144,151],"conventional":[47],"low-power":[48],"comparators,":[50],"2)":[51],"conditional-branching-based":[53],"partial":[54],"activation":[55],"scheme":[56],"area":[60],"capacitive":[62],"efficiency":[63,150],"architecture,":[67],"3)":[69],"time-based":[71],"calibration":[72],"technique":[73],"addresses":[75],"potential":[76],"performance":[77],"degradation":[78],"conditional":[81],"branching":[82],"scheme.":[83],"These":[84,154],"techniques":[86],"enable":[87],"robust":[88],"power-efficient":[90,166],"operation":[92],"optimized":[93],"for":[94,138,168],"high-speed":[95,169],"applications":[96],"while":[97],"minimizing":[98],"interleaving":[100],"factor.":[101],"prototype":[103],"achieves":[105],"SNDR":[107],"29.1":[109],"dB":[110,129],"(ENOB":[111],"=":[112],"4.54":[113],"bits)":[114],"at":[115,123],"4":[116],"GHz":[117],"8":[120],"GS/s.":[121],"Operating":[122],"20":[124],"Gb/s":[125],"under":[126],"33.1":[128],"insertion":[130],"loss":[131],"channel,":[132],"effectively":[136],"compensates":[137],"ISI,":[139],"achieving":[140],"pre-FEC":[142],"BER":[143],"1.8E-8":[145],"with":[146],"competitive":[148],"energy":[149],"3.09":[152],"pJ/b.":[153],"results":[155],"demonstrate":[156],"low-interleaving":[160],"architecture":[161],"provides":[162],"scalable":[164],"solution":[167],"wireline":[170],"communication.":[171]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-11-27T00:00:00"}