{"id":"https://openalex.org/W4417057006","doi":"https://doi.org/10.1109/tcsi.2025.3631835","title":"A PVT-Insensitive and Wide EDO Elimination Range Bio-IA With Bulk-Driven Bias-Voltage-Adaptive-Adjustment OTA and Pre-Feedback ADSL","display_name":"A PVT-Insensitive and Wide EDO Elimination Range Bio-IA With Bulk-Driven Bias-Voltage-Adaptive-Adjustment OTA and Pre-Feedback ADSL","publication_year":2025,"publication_date":"2025-12-05","ids":{"openalex":"https://openalex.org/W4417057006","doi":"https://doi.org/10.1109/tcsi.2025.3631835"},"language":null,"primary_location":{"id":"doi:10.1109/tcsi.2025.3631835","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2025.3631835","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Jie Yin","orcid":"https://orcid.org/0009-0001-9967-8772"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jie Yin","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems, Ministry of Education, School of Integrated Circuits, Xidian University, Xi&#x2019;an, China"],"raw_orcid":"https://orcid.org/0009-0001-9967-8772","affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems, Ministry of Education, School of Integrated Circuits, Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Xiangyi Liu","orcid":"https://orcid.org/0009-0005-4482-2721"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiangyi Liu","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems, Ministry of Education, School of Integrated Circuits, Xidian University, Xi&#x2019;an, China"],"raw_orcid":"https://orcid.org/0009-0005-4482-2721","affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems, Ministry of Education, School of Integrated Circuits, Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Yinuo Zhang","orcid":"https://orcid.org/0009-0001-9830-1818"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yinuo Zhang","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems, Ministry of Education, School of Integrated Circuits, Xidian University, Xi&#x2019;an, China"],"raw_orcid":"https://orcid.org/0009-0001-9830-1818","affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems, Ministry of Education, School of Integrated Circuits, Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103111206","display_name":"Shaofei Wu","orcid":"https://orcid.org/0009-0006-3451-3236"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shaofei Wu","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems, Ministry of Education, School of Integrated Circuits, Xidian University, Xi&#x2019;an, China"],"raw_orcid":"https://orcid.org/0009-0006-3451-3236","affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems, Ministry of Education, School of Integrated Circuits, Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040470616","display_name":"Xufeng Liao","orcid":"https://orcid.org/0000-0001-5838-7648"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xufeng Liao","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems, Ministry of Education, School of Integrated Circuits, Xidian University, Xi&#x2019;an, China"],"raw_orcid":"https://orcid.org/0000-0001-5838-7648","affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems, Ministry of Education, School of Integrated Circuits, Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039575274","display_name":"Zhangming Zhu","orcid":"https://orcid.org/0000-0002-7764-1928"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhangming Zhu","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems, Ministry of Education, School of Integrated Circuits, Xidian University, Xi&#x2019;an, China"],"raw_orcid":"https://orcid.org/0000-0002-7764-1928","affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems, Ministry of Education, School of Integrated Circuits, Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077084617","display_name":"Lianxi Liu","orcid":"https://orcid.org/0000-0002-9897-5361"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lianxi Liu","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems, Ministry of Education, School of Integrated Circuits, Xidian University, Xi&#x2019;an, China"],"raw_orcid":"https://orcid.org/0000-0002-9897-5361","affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems, Ministry of Education, School of Integrated Circuits, Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I149594827"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.31119922,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"73","issue":"4","first_page":"2268","last_page":"2278"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.8726999759674072,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.8726999759674072,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.018799999728798866,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.017500000074505806,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/input-offset-voltage","display_name":"Input offset voltage","score":0.5637999773025513},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.5464000105857849},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5281999707221985},{"id":"https://openalex.org/keywords/electrical-impedance","display_name":"Electrical impedance","score":0.4814000129699707},{"id":"https://openalex.org/keywords/parasitic-capacitance","display_name":"Parasitic capacitance","score":0.4758000075817108},{"id":"https://openalex.org/keywords/asymmetric-digital-subscriber-line","display_name":"Asymmetric digital subscriber line","score":0.4731999933719635},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.451200008392334},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.41760000586509705},{"id":"https://openalex.org/keywords/dc-bias","display_name":"DC bias","score":0.41350001096725464}],"concepts":[{"id":"https://openalex.org/C63651839","wikidata":"https://www.wikidata.org/wiki/Q478566","display_name":"Input offset voltage","level":5,"score":0.5637999773025513},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.5464000105857849},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5281999707221985},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.521399974822998},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.515999972820282},{"id":"https://openalex.org/C17829176","wikidata":"https://www.wikidata.org/wiki/Q179043","display_name":"Electrical impedance","level":2,"score":0.4814000129699707},{"id":"https://openalex.org/C154318817","wikidata":"https://www.wikidata.org/wiki/Q2157249","display_name":"Parasitic capacitance","level":4,"score":0.4758000075817108},{"id":"https://openalex.org/C183512234","wikidata":"https://www.wikidata.org/wiki/Q161618","display_name":"Asymmetric digital subscriber line","level":3,"score":0.4731999933719635},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.451200008392334},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.4189000129699707},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.41760000586509705},{"id":"https://openalex.org/C88682704","wikidata":"https://www.wikidata.org/wiki/Q2907415","display_name":"DC bias","level":3,"score":0.41350001096725464},{"id":"https://openalex.org/C26262908","wikidata":"https://www.wikidata.org/wiki/Q1307489","display_name":"Input impedance","level":3,"score":0.4108000099658966},{"id":"https://openalex.org/C89123640","wikidata":"https://www.wikidata.org/wiki/Q1523756","display_name":"Instrumentation amplifier","level":5,"score":0.4101000130176544},{"id":"https://openalex.org/C20254490","wikidata":"https://www.wikidata.org/wiki/Q719550","display_name":"Biasing","level":3,"score":0.4081999957561493},{"id":"https://openalex.org/C127749002","wikidata":"https://www.wikidata.org/wiki/Q978470","display_name":"Buffer amplifier","level":4,"score":0.4059000015258789},{"id":"https://openalex.org/C58112919","wikidata":"https://www.wikidata.org/wiki/Q631203","display_name":"Output impedance","level":3,"score":0.3799000084400177},{"id":"https://openalex.org/C11722477","wikidata":"https://www.wikidata.org/wiki/Q1056298","display_name":"Differential amplifier","level":4,"score":0.36329999566078186},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.3589000105857849},{"id":"https://openalex.org/C174268685","wikidata":"https://www.wikidata.org/wiki/Q769127","display_name":"High impedance","level":3,"score":0.3465000092983246},{"id":"https://openalex.org/C612350","wikidata":"https://www.wikidata.org/wiki/Q1761108","display_name":"Impedance matching","level":3,"score":0.3321000039577484},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.3059999942779541},{"id":"https://openalex.org/C44351266","wikidata":"https://www.wikidata.org/wiki/Q1465532","display_name":"Voltage reference","level":3,"score":0.28870001435279846},{"id":"https://openalex.org/C58117264","wikidata":"https://www.wikidata.org/wiki/Q1239595","display_name":"Operational transconductance amplifier","level":5,"score":0.28619998693466187},{"id":"https://openalex.org/C2780968331","wikidata":"https://www.wikidata.org/wiki/Q1890115","display_name":"Shunt (medical)","level":2,"score":0.2606000006198883},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.25920000672340393},{"id":"https://openalex.org/C82517063","wikidata":"https://www.wikidata.org/wiki/Q1591315","display_name":"Slew rate","level":3,"score":0.257999986410141},{"id":"https://openalex.org/C184892835","wikidata":"https://www.wikidata.org/wiki/Q1474513","display_name":"Electromagnetic interference","level":2,"score":0.2515999972820282}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2025.3631835","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2025.3631835","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G3479277596","display_name":null,"funder_award_id":"62204183","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G5519128753","display_name":null,"funder_award_id":"YJSJ25013","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,51,113],"PVT-insensitive":[4],"and":[5,101,166],"wide":[6],"electrode":[7],"DC":[8,54],"offset":[9],"(EDO)":[10],"elimination":[11,76,133],"range":[12,134],"bio-signal":[13],"instrumentation":[14],"amplifier":[15,67],"(Bio-IA).":[16],"A":[17],"bulk-driven":[18],"bias":[19,44,124],"voltage":[20,45,125],"adaptive":[21],"adjustment":[22],"(BD-VAA)":[23],"OTA":[24],"is":[25,70,109,129,138,155],"proposed":[26,71],"to":[27,72,140],"effectively":[28],"suppress":[29],"the":[30,34,39,43,47,74,82,85,96,102,122,127,136,148,153,167],"leakage":[31],"current":[32],"of":[33,46,126,135,152],"input":[35,79,99,105,123,150,169],"transistors\u2019":[36],"gate":[37],"in":[38,81],"amplifier,":[40],"thus":[41],"stabilizing":[42],"Bio-IA.":[48],"In":[49],"addition,":[50],"pre-feedback":[52],"analog":[53],"servo":[55],"loop":[56],"(PF-ADSL)":[57],"based":[58,111],"on":[59,112],"an":[60],"expanded":[61],"input-stage":[62],"(EIS)":[63],"fully":[64],"differential":[65],"difference":[66],"(DDA)":[68],"buffer":[69],"increase":[73],"EDO":[75,132],"range.":[77],"Each":[78],"stage":[80],"DDA":[83],"employs":[84],"improved":[86],"parasitic":[87],"capacitance":[88],"shielding":[89],"(IPCS)":[90],"technique,":[91],"which":[92],"significantly":[93],"enhances":[94],"both":[95],"common-mode":[97],"(CM)":[98],"impedance":[100,151,170],"differential-mode":[103],"(DM)":[104],"impedance.":[106],"The":[107,131],"Bio-IA":[108,128,137,154],"implemented":[110],"65":[114],"nm":[115],"CMOS":[116],"process.":[117],"Measurement":[118],"results":[119],"indicate":[120],"that":[121],"stable.":[130],"extended":[139],"<inline-formula":[141],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[142,160,174],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[143,161,175],"<tex-math":[144,162,176],"notation=\"LaTeX\">$\\pm":[145],"~240$</tex-math>":[146],"</inline-formula>mV,":[147],"CM":[149],"as":[156,158],"high":[157],"39.9G<inline-formula":[159],"notation=\"LaTeX\">$\\Omega":[163,177],"$</tex-math>":[164,178],"</inline-formula>,":[165],"DM":[168],"reaches":[171],"5.2":[172],"G<inline-formula":[173],"</inline-formula>.":[179]},"counts_by_year":[],"updated_date":"2026-07-05T07:55:05.734416","created_date":"2025-12-05T00:00:00"}