{"id":"https://openalex.org/W4416649560","doi":"https://doi.org/10.1109/tcsi.2025.3631103","title":"Elaborated Dual-Path SOT-MRAM Achieving 500-MHz Read and 100-MHz Write for Energy-Constraint Applications","display_name":"Elaborated Dual-Path SOT-MRAM Achieving 500-MHz Read and 100-MHz Write for Energy-Constraint Applications","publication_year":2025,"publication_date":"2025-11-25","ids":{"openalex":"https://openalex.org/W4416649560","doi":"https://doi.org/10.1109/tcsi.2025.3631103"},"language":null,"primary_location":{"id":"doi:10.1109/tcsi.2025.3631103","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2025.3631103","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Zhenghan Fang","orcid":"https://orcid.org/0009-0004-0944-8722"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhenghan Fang","raw_affiliation_strings":["School of Integrated Circuits, Southeast University, Nanjing, China"],"raw_orcid":"https://orcid.org/0009-0004-0944-8722","affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Southeast University, Nanjing, China","institution_ids":["https://openalex.org/I76569877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100644860","display_name":"Hongjin Zhu","orcid":"https://orcid.org/0009-0008-8205-5588"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hongjin Zhu","raw_affiliation_strings":["School of Integrated Circuits, Southeast University, Nanjing, China"],"raw_orcid":"https://orcid.org/0009-0008-8205-5588","affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Southeast University, Nanjing, China","institution_ids":["https://openalex.org/I76569877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5093240366","display_name":"Haoran Du","orcid":"https://orcid.org/0009-0006-4251-1046"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Haoran Du","raw_affiliation_strings":["School of Integrated Circuits, Southeast University, Nanjing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Southeast University, Nanjing, China","institution_ids":["https://openalex.org/I76569877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100450831","display_name":"Shuyu Wang","orcid":"https://orcid.org/0000-0002-0038-1347"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shuyu Wang","raw_affiliation_strings":["School of Integrated Circuits, Southeast University, Nanjing, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Southeast University, Nanjing, China","institution_ids":["https://openalex.org/I76569877"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5079498326","display_name":"Hao Cai","orcid":"https://orcid.org/0000-0001-9794-8049"},"institutions":[{"id":"https://openalex.org/I76569877","display_name":"Southeast University","ror":"https://ror.org/04ct4d772","country_code":"CN","type":"education","lineage":["https://openalex.org/I76569877"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hao Cai","raw_affiliation_strings":["School of Integrated Circuits, Southeast University, Nanjing, China"],"raw_orcid":"https://orcid.org/0000-0001-9794-8049","affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Southeast University, Nanjing, China","institution_ids":["https://openalex.org/I76569877"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.35800712,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"73","issue":"4","first_page":"2546","last_page":"2559"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.43650001287460327,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.43650001287460327,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.3756999969482422,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.03240000084042549,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/schmitt-trigger","display_name":"Schmitt trigger","score":0.6184999942779541},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6148999929428101},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.5881999731063843},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.4875999987125397},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.45329999923706055},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4494999945163727},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4438999891281128},{"id":"https://openalex.org/keywords/energy","display_name":"Energy (signal processing)","score":0.42809998989105225}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7687000036239624},{"id":"https://openalex.org/C90201813","wikidata":"https://www.wikidata.org/wiki/Q202957","display_name":"Schmitt trigger","level":3,"score":0.6184999942779541},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6148999929428101},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.5881999731063843},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.4875999987125397},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.45329999923706055},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4494999945163727},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4438999891281128},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.42809998989105225},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4219000041484833},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.4171000123023987},{"id":"https://openalex.org/C64142963","wikidata":"https://www.wikidata.org/wiki/Q1153902","display_name":"Phase-change memory","level":3,"score":0.40720000863075256},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3887999951839447},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3792000114917755},{"id":"https://openalex.org/C2780980858","wikidata":"https://www.wikidata.org/wiki/Q110022","display_name":"Dual (grammatical number)","level":2,"score":0.36480000615119934},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.32580000162124634},{"id":"https://openalex.org/C2778751112","wikidata":"https://www.wikidata.org/wiki/Q835016","display_name":"Window (computing)","level":2,"score":0.3203999996185303},{"id":"https://openalex.org/C554936623","wikidata":"https://www.wikidata.org/wiki/Q199657","display_name":"Reading (process)","level":2,"score":0.3068999946117401},{"id":"https://openalex.org/C93226319","wikidata":"https://www.wikidata.org/wiki/Q193137","display_name":"Differential (mechanical device)","level":2,"score":0.296099990606308},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.2881999909877777},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.2842999994754791},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.27799999713897705}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2025.3631103","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2025.3631103","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G2358776601","display_name":null,"funder_award_id":"62274029","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G547783245","display_name":null,"funder_award_id":"BK20243042","funder_id":"https://openalex.org/F4320322769","funder_display_name":"Natural Science Foundation of Jiangsu Province"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320322769","display_name":"Natural Science Foundation of Jiangsu Province","ror":"https://ror.org/01h0zpd94"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"This":[0],"brief":[1],"proposes":[2],"a":[3,11,20,37,54,72,108,162],"novel":[4],"read-write":[5],"scheme":[6,15,117],"for":[7],"energy-efficient":[8],"SOT-MRAM.":[9],"First,":[10],"dual-path-based":[12,114],"smart":[13,115],"write":[14,33,39,58,62,70,116,120,134,145],"is":[16,80],"introduced,":[17],"which":[18],"utilizes":[19],"low-leakage":[21],"half":[22],"Schmitt":[23],"Trigger":[24],"(LLH-ST)":[25],"to":[26,60,143,158],"enable":[27],"both":[28],"early":[29,128],"judge":[30,129],"termination":[31,35,130,146],"and":[32,88,101,131,168],"complete":[34,135],"in":[36],"dual":[38],"path.":[40],"Based":[41,106],"on":[42,107],"the":[43,91,98,112],"pulse-width-dependent":[44],"critical":[45],"switching":[46],"current":[47],"characteristics":[48],"of":[49,125,165],"SOT":[50],"devices,":[51],"we":[52],"propose":[53],"dynamic":[55],"gradient-ascent":[56],"(DGA)":[57],"driver":[59,121],"mitigate":[61],"energy":[63],"consumption":[64],"under":[65],"device":[66],"level":[67],"variations.":[68],"For":[69],"operation,":[71],"feedback":[73],"voltage-controlled":[74],"negative":[75],"differential":[76],"resistance":[77],"(FV-NDR)":[78],"structure":[79,151],"applied.":[81],"It":[82],"enables":[83],"voltage":[84],"latching":[85],"by":[86],"comparing":[87],"feeding":[89],"back":[90],"stored":[92],"data,":[93],"allowing":[94],"rapid":[95],"readout":[96],"during":[97],"discharge":[99],"phase":[100],"achieving":[102],"low":[103],"power":[104,123,155],"consumption.":[105],"40nm":[109],"CMOS":[110],"technology,":[111],"proposed":[113,149],"with":[118,137],"DGA":[119],"achieves":[122,152],"savings":[124,156],"86.27%":[126],"at":[127,133],"67.64%":[132],"termination,":[136],"no":[138],"additional":[139],"timing":[140],"overhead":[141],"compared":[142,157],"other":[144],"schemes.":[147],"The":[148],"FV-NDR":[150],"75.35%":[153],"read":[154,163],"traditional":[159],"readout,":[160],"offering":[161],"window":[164],"257.1":[166],"mV":[167],"enabling":[169],"1.9ns":[170],"readout.":[171]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-11-25T00:00:00"}