{"id":"https://openalex.org/W4416113872","doi":"https://doi.org/10.1109/tcsi.2025.3629078","title":"A Direct RF Baud Clock Recovery Methodology Based on Super-Regenerative Sample-and-Hold for Low-Cost Real-Time Demodulations","display_name":"A Direct RF Baud Clock Recovery Methodology Based on Super-Regenerative Sample-and-Hold for Low-Cost Real-Time Demodulations","publication_year":2025,"publication_date":"2025-11-11","ids":{"openalex":"https://openalex.org/W4416113872","doi":"https://doi.org/10.1109/tcsi.2025.3629078"},"language":null,"primary_location":{"id":"doi:10.1109/tcsi.2025.3629078","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2025.3629078","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Junhong Liu","orcid":"https://orcid.org/0009-0007-8834-5941"},"institutions":[{"id":"https://openalex.org/I90610280","display_name":"South China University of Technology","ror":"https://ror.org/0530pts50","country_code":"CN","type":"education","lineage":["https://openalex.org/I90610280"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Junhong Liu","raw_affiliation_strings":["School of Microelectronics, South China University of Technology, Guangzhou, China"],"raw_orcid":"https://orcid.org/0009-0007-8834-5941","affiliations":[{"raw_affiliation_string":"School of Microelectronics, South China University of Technology, Guangzhou, China","institution_ids":["https://openalex.org/I90610280"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001806397","display_name":"Guangyin Feng","orcid":"https://orcid.org/0000-0003-4845-1815"},"institutions":[{"id":"https://openalex.org/I90610280","display_name":"South China University of Technology","ror":"https://ror.org/0530pts50","country_code":"CN","type":"education","lineage":["https://openalex.org/I90610280"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Guangyin Feng","raw_affiliation_strings":["School of Microelectronics, South China University of Technology, Guangzhou, China"],"raw_orcid":"https://orcid.org/0000-0003-4845-1815","affiliations":[{"raw_affiliation_string":"School of Microelectronics, South China University of Technology, Guangzhou, China","institution_ids":["https://openalex.org/I90610280"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112856931","display_name":"Y. L. Long","orcid":"https://orcid.org/0009-0004-5818-5818"},"institutions":[{"id":"https://openalex.org/I90610280","display_name":"South China University of Technology","ror":"https://ror.org/0530pts50","country_code":"CN","type":"education","lineage":["https://openalex.org/I90610280"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuwen Long","raw_affiliation_strings":["School of Microelectronics, South China University of Technology, Guangzhou, China"],"raw_orcid":"https://orcid.org/0009-0004-5818-5818","affiliations":[{"raw_affiliation_string":"School of Microelectronics, South China University of Technology, Guangzhou, China","institution_ids":["https://openalex.org/I90610280"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100617044","display_name":"Fanyi Meng","orcid":"https://orcid.org/0000-0003-0989-3119"},"institutions":[{"id":"https://openalex.org/I162868743","display_name":"Tianjin University","ror":"https://ror.org/012tb2g32","country_code":"CN","type":"education","lineage":["https://openalex.org/I162868743"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Fanyi Meng","raw_affiliation_strings":["School of Microelectronics, Tianjin University, Tianjin, China"],"raw_orcid":"https://orcid.org/0000-0003-0989-3119","affiliations":[{"raw_affiliation_string":"School of Microelectronics, Tianjin University, Tianjin, China","institution_ids":["https://openalex.org/I162868743"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5031038951","display_name":"Xiu Yin Zhang","orcid":"https://orcid.org/0000-0003-3659-0586"},"institutions":[{"id":"https://openalex.org/I90610280","display_name":"South China University of Technology","ror":"https://ror.org/0530pts50","country_code":"CN","type":"education","lineage":["https://openalex.org/I90610280"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiu Yin Zhang","raw_affiliation_strings":["School of Microelectronics, South China University of Technology, Guangzhou, China"],"raw_orcid":"https://orcid.org/0000-0003-3659-0586","affiliations":[{"raw_affiliation_string":"School of Microelectronics, South China University of Technology, Guangzhou, China","institution_ids":["https://openalex.org/I90610280"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.27743509,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"73","issue":"4","first_page":"2783","last_page":"2795"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9692999720573425,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9692999720573425,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.018200000748038292,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11248","display_name":"Advanced Power Amplifier Design","score":0.0017999999690800905,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/baud","display_name":"Baud","score":0.9043999910354614},{"id":"https://openalex.org/keywords/clock-recovery","display_name":"Clock recovery","score":0.7056999802589417},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.6553999781608582},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.630299985408783},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.626800000667572},{"id":"https://openalex.org/keywords/oversampling","display_name":"Oversampling","score":0.5996999740600586},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.5950999855995178},{"id":"https://openalex.org/keywords/demodulation","display_name":"Demodulation","score":0.5415999889373779},{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.4968999922275543},{"id":"https://openalex.org/keywords/carrier-recovery","display_name":"Carrier recovery","score":0.4699000120162964}],"concepts":[{"id":"https://openalex.org/C169606439","wikidata":"https://www.wikidata.org/wiki/Q192027","display_name":"Baud","level":3,"score":0.9043999910354614},{"id":"https://openalex.org/C2779835379","wikidata":"https://www.wikidata.org/wiki/Q2348121","display_name":"Clock recovery","level":4,"score":0.7056999802589417},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.6553999781608582},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6420999765396118},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.630299985408783},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.626800000667572},{"id":"https://openalex.org/C197323446","wikidata":"https://www.wikidata.org/wiki/Q331222","display_name":"Oversampling","level":3,"score":0.5996999740600586},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.5950999855995178},{"id":"https://openalex.org/C195251586","wikidata":"https://www.wikidata.org/wiki/Q1185939","display_name":"Demodulation","level":3,"score":0.5415999889373779},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5321999788284302},{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.4968999922275543},{"id":"https://openalex.org/C17877974","wikidata":"https://www.wikidata.org/wiki/Q2375705","display_name":"Carrier recovery","level":4,"score":0.4699000120162964},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.46140000224113464},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.44020000100135803},{"id":"https://openalex.org/C110086884","wikidata":"https://www.wikidata.org/wiki/Q2085341","display_name":"Phase detector","level":3,"score":0.43320000171661377},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.39559999108314514},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.3693999946117401},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.3610999882221222},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.35659998655319214},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.3458000123500824},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.33719998598098755},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3257000148296356},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.32260000705718994},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.32179999351501465},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.32120001316070557},{"id":"https://openalex.org/C85961473","wikidata":"https://www.wikidata.org/wiki/Q1457387","display_name":"Line code","level":4,"score":0.31619998812675476},{"id":"https://openalex.org/C155837451","wikidata":"https://www.wikidata.org/wiki/Q1069144","display_name":"Clock drift","level":5,"score":0.29750001430511475},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.2727999985218048},{"id":"https://openalex.org/C186378180","wikidata":"https://www.wikidata.org/wiki/Q4874866","display_name":"Phase-shift keying","level":4,"score":0.27250000834465027},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.27149999141693115},{"id":"https://openalex.org/C2775959666","wikidata":"https://www.wikidata.org/wiki/Q423088","display_name":"Formamidinium","level":3,"score":0.27129998803138733},{"id":"https://openalex.org/C2778426721","wikidata":"https://www.wikidata.org/wiki/Q1225105","display_name":"Digital clock","level":3,"score":0.2694999873638153},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.2563000023365021}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2025.3629078","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2025.3629078","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G8180463509","display_name":null,"funder_award_id":"62474069","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,35,39,48,54,80,88,97,109,139],"direct":[4],"RF":[5,55],"baud":[6,16,27,40,83,110,130,168],"clock":[7,17,28,41,84,111,131,169],"recovery":[8,85,112,132,170],"methodology":[9,162],"for":[10,133],"low-cost":[11,167],"energy-efficient":[12,165],"real-time":[13,158],"demodulations.":[14],"A":[15],"phase-locked":[18],"loop":[19],"(PLL)":[20],"is":[21],"proposed":[22,78,161],"to":[23,128,135,173],"directly":[24],"extract":[25],"the":[26,59,77,106,126,148,160],"from":[29],"modulated":[30],"millimeter-wave":[31],"signals,":[32],"which":[33],"employs":[34],"type-I":[36],"PLL":[37],"incorporating":[38],"phase":[42,60],"detector":[43],"(BCPD).":[44],"The":[45],"BCPD":[46],"uses":[47],"super-regenerative":[49],"sample-and-hold":[50],"amplifier":[51],"(SR-SHA)":[52],"as":[53],"sampler":[56],"and":[57,72,152,166],"extracts":[58],"misalignments":[61],"based":[62],"on":[63],"DC":[64],"components":[65],"of":[66,82,91,114,143,150],"mixing":[67],"results":[68,103],"between":[69],"input":[70],"signals":[71],"reconstructed":[73],"samples.":[74],"To":[75],"verify":[76],"methodology,":[79],"prototype":[81,107],"circuit":[86],"with":[87,117,138],"carrier":[89],"frequency":[90],"60":[92],"GHz":[93],"was":[94],"implemented":[95],"in":[96,157],"40-nm":[98],"CMOS":[99],"process.":[100],"On-wafer":[101],"measurement":[102],"show":[104],"that":[105],"achieves":[108],"speed":[113],"3.65":[115],"Gbaud":[116],"an":[118,164],"RMS":[119],"jitter":[120],"below":[121],"0.02":[122],"unit":[123],"interval,":[124],"demonstrating":[125],"ability":[127],"provide":[129],"BPSK":[134],"1024-QAM":[136],"demodulation":[137],"low":[140],"power":[141],"consumption":[142],"20.2":[144],"mW.":[145],"By":[146],"eliminating":[147],"needs":[149],"oversampling":[151],"complex":[153],"digital":[154],"signal":[155],"processing":[156],"communications,":[159],"provides":[163],"solution":[171],"compared":[172],"DSP-based":[174],"approaches.":[175]},"counts_by_year":[],"updated_date":"2026-03-31T06:02:25.137627","created_date":"2025-11-11T00:00:00"}