{"id":"https://openalex.org/W4416179039","doi":"https://doi.org/10.1109/tcsi.2025.3628723","title":"A Novel TSV Model With Fault Characterization for High-Frequency Transmission in 3D ICs","display_name":"A Novel TSV Model With Fault Characterization for High-Frequency Transmission in 3D ICs","publication_year":2025,"publication_date":"2025-11-13","ids":{"openalex":"https://openalex.org/W4416179039","doi":"https://doi.org/10.1109/tcsi.2025.3628723"},"language":null,"primary_location":{"id":"doi:10.1109/tcsi.2025.3628723","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2025.3628723","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5107490589","display_name":"Prosen Kirtonia","orcid":"https://orcid.org/0000-0002-7944-0804"},"institutions":[{"id":"https://openalex.org/I79516672","display_name":"University of Louisiana at Lafayette","ror":"https://ror.org/01x8rc503","country_code":"US","type":"education","lineage":["https://openalex.org/I2799628689","https://openalex.org/I79516672"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Prosen Kirtonia","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Louisiana at Lafayette, Lafayette, LA, USA"],"raw_orcid":"https://orcid.org/0000-0002-7944-0804","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Louisiana at Lafayette, Lafayette, LA, USA","institution_ids":["https://openalex.org/I79516672"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047955697","display_name":"Shelby Williams","orcid":"https://orcid.org/0000-0001-7134-9339"},"institutions":[{"id":"https://openalex.org/I79516672","display_name":"University of Louisiana at Lafayette","ror":"https://ror.org/01x8rc503","country_code":"US","type":"education","lineage":["https://openalex.org/I2799628689","https://openalex.org/I79516672"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shelby Williams","raw_affiliation_strings":["Center for Advanced Computer Studies, University of Louisiana at Lafayette, Lafayette, LA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Advanced Computer Studies, University of Louisiana at Lafayette, Lafayette, LA, USA","institution_ids":["https://openalex.org/I79516672"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077096917","display_name":"Sonia Akter","orcid":"https://orcid.org/0000-0001-5644-9403"},"institutions":[{"id":"https://openalex.org/I79516672","display_name":"University of Louisiana at Lafayette","ror":"https://ror.org/01x8rc503","country_code":"US","type":"education","lineage":["https://openalex.org/I2799628689","https://openalex.org/I79516672"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sonia Akter","raw_affiliation_strings":["Center for Advanced Computer Studies, University of Louisiana at Lafayette, Lafayette, LA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Advanced Computer Studies, University of Louisiana at Lafayette, Lafayette, LA, USA","institution_ids":["https://openalex.org/I79516672"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010023744","display_name":"Magdy Bayoumi","orcid":"https://orcid.org/0000-0002-0630-5273"},"institutions":[{"id":"https://openalex.org/I79516672","display_name":"University of Louisiana at Lafayette","ror":"https://ror.org/01x8rc503","country_code":"US","type":"education","lineage":["https://openalex.org/I2799628689","https://openalex.org/I79516672"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Magdy Bayoumi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Louisiana at Lafayette, Lafayette, LA, USA"],"raw_orcid":"https://orcid.org/0000-0002-0630-5273","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Louisiana at Lafayette, Lafayette, LA, USA","institution_ids":["https://openalex.org/I79516672"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5014459964","display_name":"Kasem Khalil","orcid":"https://orcid.org/0000-0002-9659-8566"},"institutions":[{"id":"https://openalex.org/I368840534","display_name":"University of Mississippi","ror":"https://ror.org/02teq1165","country_code":"US","type":"education","lineage":["https://openalex.org/I368840534","https://openalex.org/I4210141039"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kasem Khalil","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of Mississippi, Oxford, MS, USA"],"raw_orcid":"https://orcid.org/0000-0002-9659-8566","affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Mississippi, Oxford, MS, USA","institution_ids":["https://openalex.org/I368840534"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5107490589"],"corresponding_institution_ids":["https://openalex.org/I79516672"],"apc_list":null,"apc_paid":null,"fwci":0.6531,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.76498565,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":98},"biblio":{"volume":"73","issue":"3","first_page":"1742","last_page":"1755"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.0010000000474974513,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10460","display_name":"Electronic Packaging and Soldering Technologies","score":0.0006000000284984708,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.619700014591217},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.5806000232696533},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4510999917984009},{"id":"https://openalex.org/keywords/through-silicon-via","display_name":"Through-silicon via","score":0.4388999938964844},{"id":"https://openalex.org/keywords/inductance","display_name":"Inductance","score":0.43639999628067017},{"id":"https://openalex.org/keywords/scattering-parameters","display_name":"Scattering parameters","score":0.4187000095844269},{"id":"https://openalex.org/keywords/reflection-coefficient","display_name":"Reflection coefficient","score":0.412200003862381},{"id":"https://openalex.org/keywords/reactance","display_name":"Reactance","score":0.4009000062942505},{"id":"https://openalex.org/keywords/electrical-impedance","display_name":"Electrical impedance","score":0.3864000141620636}],"concepts":[{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6503000259399414},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.619700014591217},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.5806000232696533},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4510999917984009},{"id":"https://openalex.org/C45632049","wikidata":"https://www.wikidata.org/wiki/Q1578120","display_name":"Through-silicon via","level":3,"score":0.4388999938964844},{"id":"https://openalex.org/C29210110","wikidata":"https://www.wikidata.org/wiki/Q177897","display_name":"Inductance","level":3,"score":0.43639999628067017},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4221999943256378},{"id":"https://openalex.org/C195266298","wikidata":"https://www.wikidata.org/wiki/Q2165620","display_name":"Scattering parameters","level":2,"score":0.4187000095844269},{"id":"https://openalex.org/C41700454","wikidata":"https://www.wikidata.org/wiki/Q1852282","display_name":"Reflection coefficient","level":2,"score":0.412200003862381},{"id":"https://openalex.org/C176661527","wikidata":"https://www.wikidata.org/wiki/Q746935","display_name":"Reactance","level":3,"score":0.4009000062942505},{"id":"https://openalex.org/C17829176","wikidata":"https://www.wikidata.org/wiki/Q179043","display_name":"Electrical impedance","level":2,"score":0.3864000141620636},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.3637999892234802},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.36340001225471497},{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.3582000136375427},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.35659998655319214},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3522999882698059},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.34929999709129333},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.34929999709129333},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3441999852657318},{"id":"https://openalex.org/C65682993","wikidata":"https://www.wikidata.org/wiki/Q1056451","display_name":"Reflection (computer programming)","level":2,"score":0.3409000039100647},{"id":"https://openalex.org/C141490761","wikidata":"https://www.wikidata.org/wiki/Q5384728","display_name":"Equivalent series inductance","level":4,"score":0.328900009393692},{"id":"https://openalex.org/C46205389","wikidata":"https://www.wikidata.org/wiki/Q1270401","display_name":"Electronic circuit simulation","level":3,"score":0.3244999945163727},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.32019999623298645},{"id":"https://openalex.org/C761482","wikidata":"https://www.wikidata.org/wiki/Q118093","display_name":"Transmission (telecommunications)","level":2,"score":0.3109999895095825},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.30869999527931213},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.29429998993873596},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.2768000066280365},{"id":"https://openalex.org/C120793396","wikidata":"https://www.wikidata.org/wiki/Q173350","display_name":"Printed circuit board","level":2,"score":0.257099986076355}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2025.3628723","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2025.3628723","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"Through-silicon":[0],"vias":[1],"(TSVs)":[2],"are":[3,101,114,199],"essential":[4],"for":[5,49,56,67,75,184,205,229,234],"3D":[6,20],"integrated":[7],"circuits":[8,113],"(ICs)":[9],"and":[10,23,34,60,69,77,92,110,182,187,215,222],"advanced":[11],"chiplet":[12],"packaging.":[13],"The":[14],"semiconductor":[15],"industry":[16],"is":[17,124],"transitioning":[18],"toward":[19],"ICs,":[21],"chiplets,":[22],"system-in-package":[24],"(SiP)":[25],"solutions":[26],"due":[27],"to":[28,52,127,142,172],"the":[29,83,96,99,104,111,117,129,134,144,148,159,167,195,210,219],"slowdown":[30],"of":[31,85,139,147,170,218],"Moore\u2019s":[32],"Law":[33],"limitations":[35],"in":[36,136,231],"conventional":[37],"silicon":[38],"scaling.":[39],"In":[40],"this":[41],"paper,":[42],"we":[43,176],"propose":[44],"an":[45],"optimized":[46],"TSV":[47],"architecture":[48],"high-frequency":[50],"transmission":[51],"enhance":[53],"its":[54,223],"suitability":[55],"6G":[57],"communication":[58],"chips,":[59],"develop":[61],"a":[62,137,235],"comprehensive":[63],"equivalent":[64,112,224],"circuit":[65,197,207,225],"model":[66,73],"fault-free":[68,186],"faulty":[70,188],"TSVs.":[71],"This":[72],"accounts":[74],"open-circuit":[76],"short-circuit":[78],"fault":[79,236],"conditions":[80],"while":[81],"considering":[82],"effects":[84],"higher":[86],"frequencies,":[87],"substrate":[88],"type,":[89],"doping":[90],"concentration,":[91],"adjacent":[93],"layers.":[94],"At":[95],"physical":[97,130],"level,":[98],"TSVs":[100,135,189],"simulated":[102],"using":[103,116],"Ansys":[105],"High-Frequency":[106],"Structure":[107],"Simulator":[108],"(HFSS),":[109],"designed":[115],"Cadence":[118,183],"Virtuoso":[119],"tool.":[120],"An":[121],"experimental":[122,213],"evaluation":[123],"also":[125],"conducted":[126],"validate":[128],"design.":[131],"We":[132],"position":[133],"pattern":[138],"ground-signal-ground":[140],"(G-S-G)":[141],"reduce":[143],"effective":[145],"inductance":[146],"signal":[149],"TSV,":[150],"thereby":[151],"minimizing":[152],"inductive":[153],"reactance":[154],"at":[155],"ultra-high":[156],"frequencies.":[157],"Consequently,":[158],"reflection":[160],"coefficient":[161],"remains":[162],"below":[163],"-10":[164],"dB":[165],"across":[166],"frequency":[168],"range":[169],"0.1":[171],"146.3":[173],"GHz.":[174],"Furthermore,":[175],"compare":[177],"simulation":[178],"outcomes":[179],"from":[180],"HFSS":[181],"both":[185],"under":[190],"varying":[191],"operating":[192],"conditions.":[193],"Additionally,":[194],"parasitic":[196],"components":[198],"characterized":[200],"through":[201],"extensive":[202],"theoretical":[203],"derivations":[204],"in-depth":[206],"verification.":[208],"Collectively,":[209],"rigorous":[211],"analysis,":[212],"validation,":[214],"thorough":[216],"investigation":[217],"proposed":[220],"design":[221],"demonstrate":[226],"their":[227],"potential":[228],"use":[230],"creating":[232],"datasets":[233],"prediction":[237],"machine":[238],"learning":[239],"model.":[240]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2026-02-27T06:17:20.405678","created_date":"2025-11-13T00:00:00"}