{"id":"https://openalex.org/W7101923543","doi":"https://doi.org/10.1109/tcsi.2025.3624649","title":"Design Approaches for Efficient Parallel Pseudo-Random Ternary Sequence Generation","display_name":"Design Approaches for Efficient Parallel Pseudo-Random Ternary Sequence Generation","publication_year":2025,"publication_date":"2025-10-28","ids":{"openalex":"https://openalex.org/W7101923543","doi":"https://doi.org/10.1109/tcsi.2025.3624649"},"language":null,"primary_location":{"id":"doi:10.1109/tcsi.2025.3624649","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2025.3624649","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Dongkwon Lee","orcid":"https://orcid.org/0009-0004-0318-501X"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Dongkwon Lee","raw_affiliation_strings":["Department of Intelligence and Information, Research Institute for Convergence Science, Inter-University Semiconductor Research Center, Seoul National University, Seoul, South Korea"],"raw_orcid":"https://orcid.org/0009-0004-0318-501X","affiliations":[{"raw_affiliation_string":"Department of Intelligence and Information, Research Institute for Convergence Science, Inter-University Semiconductor Research Center, Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Hyungil Chae","orcid":null},"institutions":[{"id":"https://openalex.org/I24062138","display_name":"Konkuk University","ror":"https://ror.org/025h1m602","country_code":"KR","type":"education","lineage":["https://openalex.org/I24062138"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hyungil Chae","raw_affiliation_strings":["Department of Electrical and Electronics Engineering, Konkuk University, Seoul, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronics Engineering, Konkuk University, Seoul, South Korea","institution_ids":["https://openalex.org/I24062138"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Jintae Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I24062138","display_name":"Konkuk University","ror":"https://ror.org/025h1m602","country_code":"KR","type":"education","lineage":["https://openalex.org/I24062138"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jintae Kim","raw_affiliation_strings":["Department of Electrical and Electronics Engineering, Konkuk University, Seoul, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronics Engineering, Konkuk University, Seoul, South Korea","institution_ids":["https://openalex.org/I24062138"]}]},{"author_position":"last","author":{"id":null,"display_name":"Dongsuk Jeon","orcid":"https://orcid.org/0000-0002-0395-8076"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Dongsuk Jeon","raw_affiliation_strings":["Department of Intelligence and Information, Research Institute for Convergence Science, Inter-University Semiconductor Research Center, Seoul National University, Seoul, South Korea"],"raw_orcid":"https://orcid.org/0000-0002-0395-8076","affiliations":[{"raw_affiliation_string":"Department of Intelligence and Information, Research Institute for Convergence Science, Inter-University Semiconductor Research Center, Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.42818094,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"73","issue":"4","first_page":"2560","last_page":"2573"},"is_retracted":false,"is_paratext":false,"is_xpac":true,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.5189999938011169,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.5189999938011169,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11017","display_name":"Chaos-based Image/Signal Encryption","score":0.13750000298023224,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11130","display_name":"Coding theory and cryptography","score":0.09790000319480896,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5746999979019165},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5181000232696533},{"id":"https://openalex.org/keywords/sequence","display_name":"Sequence (biology)","score":0.4787999987602234},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.3711000084877014},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.3650999963283539},{"id":"https://openalex.org/keywords/shift-register","display_name":"Shift register","score":0.36390000581741333},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.31290000677108765},{"id":"https://openalex.org/keywords/matrix-multiplication","display_name":"Matrix multiplication","score":0.3084000051021576},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.3050999939441681}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7372000217437744},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5746999979019165},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5181000232696533},{"id":"https://openalex.org/C2778112365","wikidata":"https://www.wikidata.org/wiki/Q3511065","display_name":"Sequence (biology)","level":2,"score":0.4787999987602234},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.40700000524520874},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.3711000084877014},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.3650999963283539},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3644999861717224},{"id":"https://openalex.org/C49654631","wikidata":"https://www.wikidata.org/wiki/Q746165","display_name":"Shift register","level":3,"score":0.36390000581741333},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.31369999051094055},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.31290000677108765},{"id":"https://openalex.org/C17349429","wikidata":"https://www.wikidata.org/wiki/Q1049914","display_name":"Matrix multiplication","level":3,"score":0.3084000051021576},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3050999939441681},{"id":"https://openalex.org/C179799912","wikidata":"https://www.wikidata.org/wiki/Q205084","display_name":"Computational complexity theory","level":2,"score":0.296999990940094},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.29670000076293945},{"id":"https://openalex.org/C64452783","wikidata":"https://www.wikidata.org/wiki/Q1524945","display_name":"Ternary operation","level":2,"score":0.29510000348091125},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.28380000591278076},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.2797999978065491},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.2750999927520752},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.2736999988555908},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.27250000834465027},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.26330000162124634},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.2621000111103058},{"id":"https://openalex.org/C186394612","wikidata":"https://www.wikidata.org/wiki/Q7098942","display_name":"Optimal design","level":2,"score":0.2590000033378601},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.25769999623298645},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.25459998846054077},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.25380000472068787},{"id":"https://openalex.org/C106516650","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm design","level":2,"score":0.25119999051094055},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.25029999017715454}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2025.3624649","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2025.3624649","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8079264163970947}],"awards":[{"id":"https://openalex.org/G3047552201","display_name":null,"funder_award_id":"IITP-2025-RS-2023-00256081","funder_id":"https://openalex.org/F4320335489","funder_display_name":"Institute for Information and Communications Technology Promotion"},{"id":"https://openalex.org/G3118712435","display_name":null,"funder_award_id":"RS-2024-00408040","funder_id":"https://openalex.org/F4320322120","funder_display_name":"National Research Foundation of Korea"},{"id":"https://openalex.org/G3598079552","display_name":null,"funder_award_id":"RS-2021-II211343","funder_id":"https://openalex.org/F4320335489","funder_display_name":"Institute for Information and Communications Technology Promotion"},{"id":"https://openalex.org/G4294718623","display_name":null,"funder_award_id":"RS-2024-00347394","funder_id":"https://openalex.org/F4320335489","funder_display_name":"Institute for Information and Communications Technology Promotion"},{"id":"https://openalex.org/G8635872350","display_name":null,"funder_award_id":"RS-2022-00144419","funder_id":"https://openalex.org/F4320322120","funder_display_name":"National Research Foundation of Korea"}],"funders":[{"id":"https://openalex.org/F4320322120","display_name":"National Research Foundation of Korea","ror":"https://ror.org/013aysd81"},{"id":"https://openalex.org/F4320335489","display_name":"Institute for Information and Communications Technology Promotion","ror":"https://ror.org/01g0hqq23"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":[],"abstract_inverted_index":{"A":[0],"pseudo-random":[1],"ternary":[2],"sequence":[3,93],"(PRTS)":[4],"generator":[5,101],"is":[6,18,114],"essential":[7],"for":[8,51,162],"high-speed":[9,166],"serial":[10],"interfaces,":[11],"as":[12,25],"three-level":[13],"pulse":[14],"amplitude":[15],"modulation":[16],"(PAM-3)":[17],"increasingly":[19],"adopted":[20],"in":[21,127,165],"recent":[22],"standards":[23],"such":[24],"USB4.":[26],"To":[27],"support":[28],"high":[29,37],"data":[30],"rates,":[31],"PRTS":[32,111,163],"generation":[33,164],"usually":[34],"requires":[35],"a":[36,58,99,128,141,157],"degree":[38],"of":[39,144],"parallelization.":[40],"However,":[41],"increased":[42],"parallelism":[43],"introduces":[44,57],"critical":[45],"hardware":[46,53,85],"challenges,":[47],"motivating":[48],"the":[49,71,117,132],"need":[50],"optimal":[52],"design.":[54],"This":[55,154],"paper":[56],"novel":[59],"design":[60,89,133],"methodology":[61],"that":[62],"applies":[63],"recursive":[64,67],"and":[65,83,121,159],"reverse":[66],"substitution":[68],"to":[69,102,136],"optimize":[70],"transition":[72],"matrix":[73],"along":[74],"with":[75,106,140],"simplified":[76],"modulo-3":[77],"operators,":[78],"thereby":[79],"reducing":[80],"computational":[81],"overhead":[82],"improving":[84],"efficiency.":[86],"The":[87],"proposed":[88],"supports":[90],"generating":[91],"multiple":[92],"lengths":[94],"by":[95],"sharing":[96],"hardware,":[97],"allowing":[98],"single":[100],"handle":[103],"different":[104],"patterns":[105],"minimal":[107],"overhead.":[108],"In":[109],"addition,":[110],"checker":[112],"functionality":[113],"embedded":[115],"within":[116],"generator,":[118],"enabling":[119],"compact":[120],"fully":[122],"integrated":[123],"BIST":[124],"capabilities.":[125],"Fabricated":[126],"28-nm":[129],"FDSOI":[130],"process,":[131],"provides":[134,156],"up":[135],"166.2":[137],"Gbps":[138],"bandwidth":[139],"power":[142],"consumption":[143],"6.16":[145],"mW,":[146],"while":[147],"only":[148],"occupying":[149],"0.006":[150],"mm<sup":[151],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[152],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>.":[153],"work":[155],"scalable":[158],"efficient":[160],"solution":[161],"interfaces":[167],"utilizing":[168],"PAM3.":[169]},"counts_by_year":[],"updated_date":"2026-03-31T06:02:25.137627","created_date":"2025-10-29T00:00:00"}