{"id":"https://openalex.org/W4414229198","doi":"https://doi.org/10.1109/tcsi.2025.3609631","title":"A High-Speed FPGA Implementation for IVF-PQ Index Construction","display_name":"A High-Speed FPGA Implementation for IVF-PQ Index Construction","publication_year":2025,"publication_date":"2025-09-16","ids":{"openalex":"https://openalex.org/W4414229198","doi":"https://doi.org/10.1109/tcsi.2025.3609631"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2025.3609631","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2025.3609631","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030209013","display_name":"Yifeng Song","orcid":"https://orcid.org/0000-0002-6695-1947"},"institutions":[{"id":"https://openalex.org/I881766915","display_name":"Nanjing University","ror":"https://ror.org/01rxvg760","country_code":"CN","type":"education","lineage":["https://openalex.org/I881766915"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yifeng Song","raw_affiliation_strings":["School of Electronic Science and Engineering, Nanjing University, Nanjing, China"],"raw_orcid":"https://orcid.org/0000-0002-6695-1947","affiliations":[{"raw_affiliation_string":"School of Electronic Science and Engineering, Nanjing University, Nanjing, China","institution_ids":["https://openalex.org/I881766915"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084816122","display_name":"Yuan Du","orcid":"https://orcid.org/0000-0002-5316-619X"},"institutions":[{"id":"https://openalex.org/I881766915","display_name":"Nanjing University","ror":"https://ror.org/01rxvg760","country_code":"CN","type":"education","lineage":["https://openalex.org/I881766915"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuan Du","raw_affiliation_strings":["School of Electronic Science and Engineering, Nanjing University, Nanjing, China"],"raw_orcid":"https://orcid.org/0000-0002-5316-619X","affiliations":[{"raw_affiliation_string":"School of Electronic Science and Engineering, Nanjing University, Nanjing, China","institution_ids":["https://openalex.org/I881766915"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100696999","display_name":"Zhongfeng Wang","orcid":"https://orcid.org/0000-0002-7227-4786"},"institutions":[{"id":"https://openalex.org/I881766915","display_name":"Nanjing University","ror":"https://ror.org/01rxvg760","country_code":"CN","type":"education","lineage":["https://openalex.org/I881766915"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhongfeng Wang","raw_affiliation_strings":["School of Electronic Science and Engineering, Nanjing University, Nanjing, China"],"raw_orcid":"https://orcid.org/0000-0002-7227-4786","affiliations":[{"raw_affiliation_string":"School of Electronic Science and Engineering, Nanjing University, Nanjing, China","institution_ids":["https://openalex.org/I881766915"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I881766915"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.26441674,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"73","issue":"2","first_page":"1135","last_page":"1146"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11749","display_name":"Iterative Learning Control Systems","score":0.7354999780654907,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11749","display_name":"Iterative Learning Control Systems","score":0.7354999780654907,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11873","display_name":"PAPR reduction in OFDM","score":0.6866000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6322000026702881},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.57669997215271},{"id":"https://openalex.org/keywords/search-engine-indexing","display_name":"Search engine indexing","score":0.5647000074386597},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.5356000065803528},{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.5041000247001648},{"id":"https://openalex.org/keywords/stratix","display_name":"Stratix","score":0.4131999909877777},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.4106999933719635},{"id":"https://openalex.org/keywords/quantization","display_name":"Quantization (signal processing)","score":0.35280001163482666},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.35190001130104065},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.34689998626708984}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8482000231742859},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6322000026702881},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.57669997215271},{"id":"https://openalex.org/C75165309","wikidata":"https://www.wikidata.org/wiki/Q2258979","display_name":"Search engine indexing","level":2,"score":0.5647000074386597},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.5356000065803528},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.5041000247001648},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.48809999227523804},{"id":"https://openalex.org/C2776277307","wikidata":"https://www.wikidata.org/wiki/Q22074755","display_name":"Stratix","level":3,"score":0.4131999909877777},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.4106999933719635},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.38199999928474426},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37619999051094055},{"id":"https://openalex.org/C28855332","wikidata":"https://www.wikidata.org/wiki/Q198099","display_name":"Quantization (signal processing)","level":2,"score":0.35280001163482666},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.35190001130104065},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.34689998626708984},{"id":"https://openalex.org/C133588205","wikidata":"https://www.wikidata.org/wiki/Q28455645","display_name":"Instruction prefetch","level":3,"score":0.3319000005722046},{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.3249000012874603},{"id":"https://openalex.org/C59276292","wikidata":"https://www.wikidata.org/wiki/Q580427","display_name":"Database index","level":3,"score":0.31290000677108765},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.3075999915599823},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3046000003814697},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.30000001192092896},{"id":"https://openalex.org/C93996380","wikidata":"https://www.wikidata.org/wiki/Q44127","display_name":"Server","level":2,"score":0.2906000018119812},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.288100004196167},{"id":"https://openalex.org/C121610932","wikidata":"https://www.wikidata.org/wiki/Q243754","display_name":"Binary search algorithm","level":3,"score":0.2872999906539917},{"id":"https://openalex.org/C86111242","wikidata":"https://www.wikidata.org/wiki/Q859595","display_name":"Coprocessor","level":2,"score":0.28220000863075256},{"id":"https://openalex.org/C46637626","wikidata":"https://www.wikidata.org/wiki/Q6693015","display_name":"Low latency (capital markets)","level":2,"score":0.28209999203681946},{"id":"https://openalex.org/C106516650","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm design","level":2,"score":0.2799000144004822},{"id":"https://openalex.org/C2778915421","wikidata":"https://www.wikidata.org/wiki/Q3643177","display_name":"Performance improvement","level":2,"score":0.27709999680519104},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.27619999647140503},{"id":"https://openalex.org/C106251023","wikidata":"https://www.wikidata.org/wiki/Q851989","display_name":"Porting","level":3,"score":0.2718000113964081},{"id":"https://openalex.org/C3115412","wikidata":"https://www.wikidata.org/wiki/Q1194708","display_name":"Bitmap","level":2,"score":0.2694000005722046},{"id":"https://openalex.org/C145108525","wikidata":"https://www.wikidata.org/wiki/Q656154","display_name":"Xeon","level":2,"score":0.26739999651908875},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.2669000029563904},{"id":"https://openalex.org/C1306188","wikidata":"https://www.wikidata.org/wiki/Q4060687","display_name":"Nested loop join","level":2,"score":0.25099998712539673}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2025.3609631","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2025.3609631","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G6650186373","display_name":null,"funder_award_id":"2025A1515011630","funder_id":"https://openalex.org/F4320337111","funder_display_name":"Basic and Applied Basic Research Foundation of Guangdong Province"}],"funders":[{"id":"https://openalex.org/F4320337111","display_name":"Basic and Applied Basic Research Foundation of Guangdong Province","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W2072131729","https://openalex.org/W2077815765","https://openalex.org/W2087226043","https://openalex.org/W2124509324","https://openalex.org/W2132234208","https://openalex.org/W2151697120","https://openalex.org/W2158397252","https://openalex.org/W2162006472","https://openalex.org/W2512971201","https://openalex.org/W2799244653","https://openalex.org/W2915623326","https://openalex.org/W2963265099","https://openalex.org/W2963469388","https://openalex.org/W3021397474","https://openalex.org/W3036320503","https://openalex.org/W3099700870","https://openalex.org/W4280568654","https://openalex.org/W4388031336","https://openalex.org/W4408305070","https://openalex.org/W4415124086"],"related_works":[],"abstract_inverted_index":{"The":[0],"Inverted":[1],"File":[2],"with":[3,101,153],"Product":[4],"Quantization":[5],"(IVF-PQ)":[6],"is":[7],"a":[8,19,63,132,212],"widely":[9],"used":[10],"method":[11],"for":[12,44,54,81],"Approximate":[13],"Nearest":[14],"Neighbor":[15],"Search":[16],"(ANNS),":[17],"playing":[18],"critical":[20],"role":[21],"in":[22,183],"AI-driven":[23],"applications":[24],"such":[25],"as":[26],"search":[27],"engines,":[28],"recommendation":[29],"systems,":[30],"and":[31,46,65,77,97,114,134,144,150,172,185],"advertising":[32],"platforms.":[33],"With":[34],"the":[35,42,87,121,127,189,221],"advent":[36],"of":[37,69],"Large":[38],"Language":[39],"Models":[40],"(LLMs),":[41],"demand":[43],"efficient":[45],"real-time":[47],"index":[48,71,89],"construction":[49,90],"has":[50],"significantly":[51,73],"increased,":[52],"especially":[53],"edge-side":[55],"personal":[56],"applications.":[57],"In":[58],"this":[59],"paper,":[60],"we":[61,85,130,179],"propose":[62],"scalable":[64,135],"high-speed":[66],"FPGA":[67,192],"implementation":[68,164],"IVF-PQ":[70],"construction,":[72],"reducing":[74,220],"indexing":[75,222],"latency":[76],"making":[78],"it":[79,187],"feasible":[80],"edge":[82],"scenarios.":[83],"First,":[84],"optimize":[86],"original":[88,122],"algorithm":[91],"by":[92],"introducing":[93],"batch-mode":[94],"centroid":[95],"updates":[96],"replacing":[98],"floating-point":[99],"division":[100],"hardware-efficient":[102],"operations,":[103],"while":[104],"maintaining":[105],"competitive":[106],"recall":[107],"performance":[108],"(with":[109],"less":[110],"than":[111],"5%":[112],"degradation":[113],"up":[115,154,201],"to":[116,120,155,202,226],"12.5%":[117],"improvement":[118],"compared":[119],"algorithm).":[123],"Next,":[124],"based":[125],"on":[126,188],"modified":[128],"algorithm,":[129],"design":[131,182],"flexible":[133],"hardware":[136,161],"architecture":[137],"that":[138,197],"supports":[139],"two":[140],"distance":[141],"metrics":[142],"(L2":[143],"Inner":[145],"Product),":[146],"six":[147],"PQ":[148],"configurations,":[149],"input":[151],"data":[152],"1024":[156],"dimensions,":[157],"all":[158],"without":[159],"necessitating":[160],"recompilation.":[162],"Our":[163],"maximizes":[165],"computational":[166],"efficiency":[167],"through":[168],"finely":[169],"tuned":[170],"parallelism":[171],"dataflow,":[173],"ensuring":[174],"full":[175],"pipeline":[176],"utilization.":[177],"Finally,":[178],"implement":[180],"our":[181,198],"Verilog":[184],"evaluate":[186],"Xilinx":[190],"XCU280-FSVH2892-2L-E":[191],"platform.":[193],"Experimental":[194],"results":[195],"show":[196],"accelerator":[199],"achieves":[200],"<inline-formula":[203],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[204],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[205],"<tex-math":[206],"notation=\"LaTeX\">$30\\times":[207],"$</tex-math>":[208],"</inline-formula>":[209],"speedup":[210],"over":[211],"high-end":[213],"server":[214],"CPU":[215],"(Intel":[216],"Xeon":[217],"Gold":[218],"6248R),":[219],"time":[223],"from":[224],"hours":[225],"minutes.":[227]},"counts_by_year":[],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}