{"id":"https://openalex.org/W4414080162","doi":"https://doi.org/10.1109/tcsi.2025.3605376","title":"Ultra-Low Latency Generalized Architecture for Complex <i>N</i> th Root and <i>N</i> th Power Computation","display_name":"Ultra-Low Latency Generalized Architecture for Complex <i>N</i> th Root and <i>N</i> th Power Computation","publication_year":2025,"publication_date":"2025-09-08","ids":{"openalex":"https://openalex.org/W4414080162","doi":"https://doi.org/10.1109/tcsi.2025.3605376"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2025.3605376","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2025.3605376","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068631435","display_name":"Liangbo Xie","orcid":"https://orcid.org/0000-0002-7550-2991"},"institutions":[{"id":"https://openalex.org/I10535382","display_name":"Chongqing University of Posts and Telecommunications","ror":"https://ror.org/03dgaqz26","country_code":"CN","type":"education","lineage":["https://openalex.org/I10535382"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Liangbo Xie","raw_affiliation_strings":["School of Communications and Information Engineering, Chongqing University of Posts and Telecommunications, Chongqing, China"],"affiliations":[{"raw_affiliation_string":"School of Communications and Information Engineering, Chongqing University of Posts and Telecommunications, Chongqing, China","institution_ids":["https://openalex.org/I10535382"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048546200","display_name":"Zhiyong Zhou","orcid":"https://orcid.org/0000-0002-6117-2071"},"institutions":[{"id":"https://openalex.org/I10535382","display_name":"Chongqing University of Posts and Telecommunications","ror":"https://ror.org/03dgaqz26","country_code":"CN","type":"education","lineage":["https://openalex.org/I10535382"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhiyong Zhou","raw_affiliation_strings":["School of Communications and Information Engineering, Chongqing University of Posts and Telecommunications, Chongqing, China"],"affiliations":[{"raw_affiliation_string":"School of Communications and Information Engineering, Chongqing University of Posts and Telecommunications, Chongqing, China","institution_ids":["https://openalex.org/I10535382"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037835022","display_name":"Mu Zhou","orcid":"https://orcid.org/0000-0003-3533-2227"},"institutions":[{"id":"https://openalex.org/I10535382","display_name":"Chongqing University of Posts and Telecommunications","ror":"https://ror.org/03dgaqz26","country_code":"CN","type":"education","lineage":["https://openalex.org/I10535382"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Mu Zhou","raw_affiliation_strings":["School of Electronic Science and Engineering, Chongqing University of Posts and Telecommunications, Chongqing, China"],"affiliations":[{"raw_affiliation_string":"School of Electronic Science and Engineering, Chongqing University of Posts and Telecommunications, Chongqing, China","institution_ids":["https://openalex.org/I10535382"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100334127","display_name":"Hui Chen","orcid":"https://orcid.org/0000-0001-5462-8029"},"institutions":[{"id":"https://openalex.org/I9842412","display_name":"Nanjing University of Aeronautics and Astronautics","ror":"https://ror.org/01scyh794","country_code":"CN","type":"education","lineage":["https://openalex.org/I9842412"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Hui Chen","raw_affiliation_strings":["College of Integrated Circuits, Nanjing University of Aeronautics and Astronautics, Nanjing, China"],"affiliations":[{"raw_affiliation_string":"College of Integrated Circuits, Nanjing University of Aeronautics and Astronautics, Nanjing, China","institution_ids":["https://openalex.org/I9842412"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5068631435"],"corresponding_institution_ids":["https://openalex.org/I10535382"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.27238925,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"73","issue":"1","first_page":"258","last_page":"271"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.5608000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.5608000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.5375999808311462,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.4932999908924103,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5917999744415283},{"id":"https://openalex.org/keywords/cordic","display_name":"CORDIC","score":0.5853000283241272},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.3959999978542328},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.3725999891757965},{"id":"https://openalex.org/keywords/normalization","display_name":"Normalization (sociology)","score":0.3723999857902527},{"id":"https://openalex.org/keywords/coordinate-system","display_name":"Coordinate system","score":0.3714999854564667},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.3330000042915344},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.3221000134944916},{"id":"https://openalex.org/keywords/computational-complexity-theory","display_name":"Computational complexity theory","score":0.310699999332428}],"concepts":[{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5917999744415283},{"id":"https://openalex.org/C58870171","wikidata":"https://www.wikidata.org/wiki/Q116076","display_name":"CORDIC","level":3,"score":0.5853000283241272},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5260000228881836},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4097000062465668},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.3959999978542328},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.37959998846054077},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.3725999891757965},{"id":"https://openalex.org/C136886441","wikidata":"https://www.wikidata.org/wiki/Q926129","display_name":"Normalization (sociology)","level":2,"score":0.3723999857902527},{"id":"https://openalex.org/C80551277","wikidata":"https://www.wikidata.org/wiki/Q11210","display_name":"Coordinate system","level":2,"score":0.3714999854564667},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.3366999924182892},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.3330000042915344},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.3221000134944916},{"id":"https://openalex.org/C179799912","wikidata":"https://www.wikidata.org/wiki/Q205084","display_name":"Computational complexity theory","level":2,"score":0.310699999332428},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.2904999852180481},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.28529998660087585},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.2816999852657318},{"id":"https://openalex.org/C164660894","wikidata":"https://www.wikidata.org/wiki/Q2037833","display_name":"Piecewise","level":2,"score":0.28060001134872437},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.27799999713897705},{"id":"https://openalex.org/C17095337","wikidata":"https://www.wikidata.org/wiki/Q2375229","display_name":"Piecewise linear function","level":2,"score":0.2743000090122223},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.27129998803138733},{"id":"https://openalex.org/C11577676","wikidata":"https://www.wikidata.org/wiki/Q134237","display_name":"Square root","level":2,"score":0.27059999108314514},{"id":"https://openalex.org/C34736171","wikidata":"https://www.wikidata.org/wiki/Q918333","display_name":"Preprocessor","level":2,"score":0.26460000872612},{"id":"https://openalex.org/C204241405","wikidata":"https://www.wikidata.org/wiki/Q461499","display_name":"Transformation (genetics)","level":3,"score":0.26159998774528503},{"id":"https://openalex.org/C45542137","wikidata":"https://www.wikidata.org/wiki/Q381040","display_name":"Complex conjugate","level":2,"score":0.2565000057220459},{"id":"https://openalex.org/C11210021","wikidata":"https://www.wikidata.org/wiki/Q1520713","display_name":"Linearization","level":3,"score":0.2563000023365021},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.25029999017715454}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2025.3605376","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2025.3605376","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":35,"referenced_works":["https://openalex.org/W1587115835","https://openalex.org/W2115452265","https://openalex.org/W2136045037","https://openalex.org/W2304461947","https://openalex.org/W2750796506","https://openalex.org/W2766742538","https://openalex.org/W2794279933","https://openalex.org/W2807198203","https://openalex.org/W2950967672","https://openalex.org/W2973179333","https://openalex.org/W2974584317","https://openalex.org/W3004524601","https://openalex.org/W3049451857","https://openalex.org/W3093079595","https://openalex.org/W3108898255","https://openalex.org/W3159846615","https://openalex.org/W3165813583","https://openalex.org/W3167796766","https://openalex.org/W3170100145","https://openalex.org/W3172230466","https://openalex.org/W3203081263","https://openalex.org/W3216360339","https://openalex.org/W4214895847","https://openalex.org/W4225589639","https://openalex.org/W4226145122","https://openalex.org/W4292970674","https://openalex.org/W4367663340","https://openalex.org/W4385187278","https://openalex.org/W4389722059","https://openalex.org/W4392667163","https://openalex.org/W4405022909","https://openalex.org/W4406457582","https://openalex.org/W4406458392","https://openalex.org/W4408697476","https://openalex.org/W4411552491"],"related_works":["https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W4391375266","https://openalex.org/W1979597421","https://openalex.org/W2007980826","https://openalex.org/W2061531152","https://openalex.org/W3002753104","https://openalex.org/W2077600819","https://openalex.org/W2142036596","https://openalex.org/W2072657027"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,125,156,183,216],"novel":[4],"computing":[5],"architecture":[6,49,200,242,267],"for":[7,137,164,236,261],"high-precision,":[8],"low-latency,":[9],"low-power,":[10],"and":[11,21,58,70,88,90,97,118,206],"cost-effective":[12],"computation":[13,144,171,234],"of":[14,31,43,60,75,78,101,127,159,186,230,246,249,270,273],"complex":[15,62,81,103,139,166,192,252],"number":[16,82,104],"<italic":[17,22,66,71,140,167,193,238,253,263,277],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[18,23,67,72,141,147,153,168,174,180,194,239,254,264,278],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">N</i>th":[19,24,68,73,142,169,195,240,255,265,279],"roots":[20,57,69],"powers.":[25],"By":[26],"integrating":[27],"the":[28,32,40,48,51,76,79,91,94,102,108,134,138,165,190,198,202,221,227,233,237,247,250,259,262,271,274],"high-precision":[29],"properties":[30],"coordinate":[33,96,99],"rotation":[34],"digital":[35],"computer":[36],"(CORDIC)":[37],"algorithm":[38],"with":[39,155,182],"low-latency":[41],"benefits":[42],"piecewise":[44],"linear":[45],"(PWL)":[46],"approximation,":[47],"leverages":[50],"binary":[52],"logarithm-antilogarithm":[53],"relationship":[54],"to":[55,189,220],"compute":[56],"powers":[59,74],"arbitrary":[61],"numbers.":[63],"Specifically,":[64],"The":[65,111,129,161,211],"modulus":[77],"input":[80],"are":[83],"computed":[84],"using":[85,107,120],"normalization":[86],"preprocessing":[87],"PWL,":[89],"conversion":[92],"between":[93],"plane":[95],"polar":[98],"forms":[100],"is":[105,113,145,172,243,268],"achieved":[106],"CORDIC":[109],"algorithm.":[110],"design":[112,223],"implemented":[114],"in":[115],"Verilog":[116],"HDL":[117],"synthesized":[119],"40nm":[121],"CMOS":[122],"technology":[123],"at":[124,226],"frequency":[126],"1GHz.":[128],"synthesis":[130],"results":[131],"show":[132],"that":[133],"area":[135,162,203],"consumption":[136,158,163,185,208],"root":[143,196,241,256],"<inline-formula":[146,173],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[148,175],"<tex-math":[149,176],"notation=\"LaTeX\">$24193.92\\mu":[150],"$</tex-math>":[151,178],"</inline-formula>m<sup":[152,179],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>,":[154,181],"power":[157,170,184,207,266,280],"2.1352mW.":[160],"notation=\"LaTeX\">$20836.83\\mu":[177],"1.8658mW.":[187],"Compared":[188],"latest":[191,251],"design,":[197,257],"proposed":[199],"reduces":[201],"by":[204,209],"11.67%":[205],"9.33%.":[210],"average":[212],"accuracy":[213],"exhibits":[214],"only":[215,244],"slight":[217],"reduction":[218],"compared":[219],"state-of-the-art":[222],"while":[224,258],"remaining":[225],"same":[228],"order":[229],"magnitude.":[231],"Furthermore,":[232],"delay":[235,248,260,272],"58.46%":[245],"94.87%":[269],"existing":[275],"real-valued":[276],"design.":[281]},"counts_by_year":[],"updated_date":"2026-03-07T16:01:11.037858","created_date":"2025-10-10T00:00:00"}