{"id":"https://openalex.org/W4414079813","doi":"https://doi.org/10.1109/tcsi.2025.3605031","title":"Two-Stage Inverter-Based OTA With 56-dB Gain and Digitally Reconfigurable GBW/SR for PVT-Resiliency","display_name":"Two-Stage Inverter-Based OTA With 56-dB Gain and Digitally Reconfigurable GBW/SR for PVT-Resiliency","publication_year":2025,"publication_date":"2025-09-08","ids":{"openalex":"https://openalex.org/W4414079813","doi":"https://doi.org/10.1109/tcsi.2025.3605031"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2025.3605031","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2025.3605031","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016342533","display_name":"Riccardo Della Sala","orcid":"https://orcid.org/0000-0001-9990-4875"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Riccardo Della Sala","raw_affiliation_strings":["DIET, Sapienza University of Rome, Rome, Italy"],"raw_orcid":"https://orcid.org/0000-0001-9990-4875","affiliations":[{"raw_affiliation_string":"DIET, Sapienza University of Rome, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034998942","display_name":"Marco Privitera","orcid":"https://orcid.org/0000-0002-7492-6653"},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Marco Privitera","raw_affiliation_strings":["DIEEI, University of Catania, Catania, Italy"],"raw_orcid":"https://orcid.org/0000-0002-7492-6653","affiliations":[{"raw_affiliation_string":"DIEEI, University of Catania, Catania, Italy","institution_ids":["https://openalex.org/I39063666"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010336494","display_name":"Giuseppe Scotti","orcid":"https://orcid.org/0000-0002-5650-8212"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Giuseppe Scotti","raw_affiliation_strings":["DIET, Sapienza University of Rome, Rome, Italy"],"raw_orcid":"https://orcid.org/0000-0002-5650-8212","affiliations":[{"raw_affiliation_string":"DIET, Sapienza University of Rome, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078615947","display_name":"Alfio Dario Grasso","orcid":"https://orcid.org/0000-0002-5707-9683"},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Alfio Dario Grasso","raw_affiliation_strings":["DIEEI, University of Catania, Catania, Italy"],"raw_orcid":"https://orcid.org/0000-0002-5707-9683","affiliations":[{"raw_affiliation_string":"DIEEI, University of Catania, Catania, Italy","institution_ids":["https://openalex.org/I39063666"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052037141","display_name":"Massimo Alioto","orcid":"https://orcid.org/0000-0002-4127-8258"},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Massimo Alioto","raw_affiliation_strings":["ECE Department, National University of Singapore, Queenstown, Singapore"],"raw_orcid":"https://orcid.org/0000-0002-4127-8258","affiliations":[{"raw_affiliation_string":"ECE Department, National University of Singapore, Queenstown, Singapore","institution_ids":["https://openalex.org/I165932596"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.315,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.5486246,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":"73","issue":"4","first_page":"2227","last_page":"2239"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9804999828338623,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9804999828338623,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9776999950408936,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.932699978351593,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/slew-rate","display_name":"Slew rate","score":0.6482999920845032},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.6187000274658203},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5548999905586243},{"id":"https://openalex.org/keywords/process-corners","display_name":"Process corners","score":0.5271999835968018},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5220000147819519},{"id":"https://openalex.org/keywords/capacitive-sensing","display_name":"Capacitive sensing","score":0.5152999758720398},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.42739999294281006},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.3456000089645386},{"id":"https://openalex.org/keywords/operational-amplifier","display_name":"Operational amplifier","score":0.33809998631477356}],"concepts":[{"id":"https://openalex.org/C82517063","wikidata":"https://www.wikidata.org/wiki/Q1591315","display_name":"Slew rate","level":3,"score":0.6482999920845032},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6219000220298767},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.6187000274658203},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5548999905586243},{"id":"https://openalex.org/C192615534","wikidata":"https://www.wikidata.org/wiki/Q7247268","display_name":"Process corners","level":3,"score":0.5271999835968018},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5220000147819519},{"id":"https://openalex.org/C206755178","wikidata":"https://www.wikidata.org/wiki/Q1131271","display_name":"Capacitive sensing","level":2,"score":0.5152999758720398},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.4812000095844269},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.42739999294281006},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4101000130176544},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.38609999418258667},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.3456000089645386},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.33809998631477356},{"id":"https://openalex.org/C137488568","wikidata":"https://www.wikidata.org/wiki/Q5321","display_name":"Resistor","level":3,"score":0.3199000060558319},{"id":"https://openalex.org/C143931264","wikidata":"https://www.wikidata.org/wiki/Q5932986","display_name":"Open-loop gain","level":5,"score":0.3089999854564667},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.3003999888896942},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.2962000072002411},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.29420000314712524},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.2896000146865845},{"id":"https://openalex.org/C177502760","wikidata":"https://www.wikidata.org/wiki/Q782524","display_name":"Automatic gain control","level":4,"score":0.2831000089645386},{"id":"https://openalex.org/C63651839","wikidata":"https://www.wikidata.org/wiki/Q478566","display_name":"Input offset voltage","level":5,"score":0.28299999237060547},{"id":"https://openalex.org/C81455027","wikidata":"https://www.wikidata.org/wiki/Q7180955","display_name":"Phase margin","level":5,"score":0.28209999203681946},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.27469998598098755},{"id":"https://openalex.org/C151054161","wikidata":"https://www.wikidata.org/wiki/Q379385","display_name":"Microsystem","level":2,"score":0.2635999917984009},{"id":"https://openalex.org/C158411068","wikidata":"https://www.wikidata.org/wiki/Q2720568","display_name":"Digital control","level":2,"score":0.26100000739097595},{"id":"https://openalex.org/C44351266","wikidata":"https://www.wikidata.org/wiki/Q1465532","display_name":"Voltage reference","level":3,"score":0.259799987077713},{"id":"https://openalex.org/C18762648","wikidata":"https://www.wikidata.org/wiki/Q42213","display_name":"Work (physics)","level":2,"score":0.25780001282691956},{"id":"https://openalex.org/C128624480","wikidata":"https://www.wikidata.org/wiki/Q1504817","display_name":"Low voltage","level":3,"score":0.2529999911785126}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcsi.2025.3605031","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2025.3605031","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},{"id":"pmh:oai:iris.uniroma1.it:11573/1763038","is_oa":false,"landing_page_url":"https://hdl.handle.net/11573/1763038","pdf_url":null,"source":{"id":"https://openalex.org/S4377196107","display_name":"IRIS Research product catalog (Sapienza University of Rome)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G7243251776","display_name":null,"funder_award_id":"T2EP50123-0037","funder_id":"https://openalex.org/F4320311687","funder_display_name":"Ministry of Education"}],"funders":[{"id":"https://openalex.org/F4320311687","display_name":"Ministry of Education","ror":"https://ror.org/03m01yf64"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W1558928643","https://openalex.org/W4403418553","https://openalex.org/W2169745123","https://openalex.org/W2332253429","https://openalex.org/W4405974068","https://openalex.org/W4205573776","https://openalex.org/W4405973942","https://openalex.org/W4405973967","https://openalex.org/W4405974036","https://openalex.org/W1733601639"],"abstract_inverted_index":{"This":[0,35],"work":[1],"presents":[2],"a":[3,50,68],"novel":[4],"configurable":[5],"two-stage":[6],"inverter-based":[7],"ultra-low-power":[8],"(ULP)":[9],"OTA":[10,43,89],"with":[11,110],"digitally":[12],"adjustable":[13],"output":[14],"stage":[15],"for":[16,53],"dynamic":[17],"adjustments":[18],"of":[19,41],"gain-bandwidth":[20],"product,":[21],"(GBW)":[22],"and":[23,57,72,84,96,106],"average":[24],"slew":[25],"rate":[26],"(<inline-formula":[27],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[28],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[29],"<tex-math":[30],"notation=\"LaTeX\">${\\mathbf":[31],"{SR}}_{\\mathbf":[32],"{av}}$</tex-math>":[33],"</inline-formula>).":[34],"approach":[36],"improves":[37],"both":[38],"the":[39,42],"flexibility":[40],"compared":[44],"to":[45],"conventional":[46],"DC-biased":[47],"designs,":[48],"providing":[49],"reliable":[51],"solution":[52],"mitigating":[54],"process,":[55],"voltage,":[56],"temperature":[58],"variations.":[59,86],"The":[60,87],"circuit":[61],"is":[62,73],"designed":[63],"using":[64],"standard":[65],"cells":[66],"in":[67],"180-nm":[69],"CMOS":[70],"process":[71,82],"then":[74],"fully":[75],"synthesizable.":[76],"Experimental":[77],"measurements":[78],"are":[79],"executed":[80],"over":[81],"corners":[83],"voltage":[85,95],"proposed":[88],"works":[90],"at":[91],"nominal":[92],"0.3-V":[93],"power-supply":[94],"consumes":[97],"only":[98],"1.2":[99],"nW,":[100],"while":[101],"exhibiting":[102],"56-dB":[103],"DC":[104],"gain":[105],"7.6-kHz":[107],"maximum":[108],"GBW":[109],"5-pF":[111],"capacitive":[112],"load.":[113]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2026-07-25T09:21:30.201066","created_date":"2025-10-10T00:00:00"}