{"id":"https://openalex.org/W4413785359","doi":"https://doi.org/10.1109/tcsi.2025.3599010","title":"Temperature-Resilient Analog Neuromorphic Chip in Single-Polysilicon CMOS Technology","display_name":"Temperature-Resilient Analog Neuromorphic Chip in Single-Polysilicon CMOS Technology","publication_year":2025,"publication_date":"2025-08-28","ids":{"openalex":"https://openalex.org/W4413785359","doi":"https://doi.org/10.1109/tcsi.2025.3599010"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2025.3599010","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2025.3599010","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020430535","display_name":"Tommaso Rizzo","orcid":"https://orcid.org/0000-0003-2527-713X"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Tommaso Rizzo","raw_affiliation_strings":["Quantavis s.r.l., Pisa, Italy"],"affiliations":[{"raw_affiliation_string":"Quantavis s.r.l., Pisa, Italy","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088596296","display_name":"Sebastiano Strangio","orcid":"https://orcid.org/0000-0002-6984-1137"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Sebastiano Strangio","raw_affiliation_strings":["Dipartimento di Ingegneria dell’Informazione (DII), Università di Pisa, Pisa, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria dell’Informazione (DII), Università di Pisa, Pisa, Italy","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001432278","display_name":"Alessandro Catania","orcid":"https://orcid.org/0000-0001-7242-6228"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Alessandro Catania","raw_affiliation_strings":["Dipartimento di Ingegneria dell’Informazione (DII), Università di Pisa, Pisa, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria dell’Informazione (DII), Università di Pisa, Pisa, Italy","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076267890","display_name":"Giuseppe Iannaccone","orcid":"https://orcid.org/0000-0003-3375-1647"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Giuseppe Iannaccone","raw_affiliation_strings":["Dipartimento di Ingegneria dell’Informazione (DII), Università di Pisa, Pisa, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria dell’Informazione (DII), Università di Pisa, Pisa, Italy","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5020430535"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.21544934,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"73","issue":"1","first_page":"3","last_page":"16"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11853","display_name":"Semiconductor materials and interfaces","score":0.9952999949455261,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/neuromorphic-engineering","display_name":"Neuromorphic engineering","score":0.8485509753227234},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.8039137125015259},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.6271021366119385},{"id":"https://openalex.org/keywords/polysilicon-depletion-effect","display_name":"Polysilicon depletion effect","score":0.6078532338142395},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4874608516693115},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4868911802768707},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.4615727663040161},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4076891541481018},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.30081939697265625},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.26331627368927},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.22683313488960266},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.22189390659332275},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1790122091770172}],"concepts":[{"id":"https://openalex.org/C151927369","wikidata":"https://www.wikidata.org/wiki/Q1981312","display_name":"Neuromorphic engineering","level":3,"score":0.8485509753227234},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.8039137125015259},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.6271021366119385},{"id":"https://openalex.org/C25356406","wikidata":"https://www.wikidata.org/wiki/Q7226935","display_name":"Polysilicon depletion effect","level":5,"score":0.6078532338142395},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4874608516693115},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4868911802768707},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.4615727663040161},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4076891541481018},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.30081939697265625},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.26331627368927},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.22683313488960266},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.22189390659332275},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1790122091770172},{"id":"https://openalex.org/C2361726","wikidata":"https://www.wikidata.org/wiki/Q5527031","display_name":"Gate oxide","level":4,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcsi.2025.3599010","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2025.3599010","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},{"id":"pmh:oai:arpi.unipi.it:11568/1323807","is_oa":false,"landing_page_url":"https://xplorestaging.ieee.org/document/11143611","pdf_url":null,"source":{"id":"https://openalex.org/S4377196265","display_name":"CINECA IRIS Institutial research information system (University of Pisa)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I108290504","host_organization_name":"University of Pisa","host_organization_lineage":["https://openalex.org/I108290504"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.5099999904632568,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2986579802","https://openalex.org/W4389237622","https://openalex.org/W3108691306","https://openalex.org/W4385753159","https://openalex.org/W4200152843","https://openalex.org/W4214914769","https://openalex.org/W4387251107","https://openalex.org/W2166309310","https://openalex.org/W2109445684","https://openalex.org/W2081082331"],"abstract_inverted_index":{"In":[0,72],"analog":[1,43,63,99,120,129],"neuromorphic":[2,130],"chips,":[3],"designers":[4],"can":[5,38,82],"embed":[6],"computing":[7,33],"primitives":[8],"in":[9,41,153],"the":[10,48,59,148,154],"intrinsic":[11],"physical":[12],"properties":[13],"of":[14,62,107,142,147],"devices":[15,31],"and":[16,22,25,56,92,138],"circuits,":[17],"heavily":[18],"reducing":[19],"device":[20],"count":[21],"energy":[23,49],"consumption,":[24],"enabling":[26],"high":[27],"parallelism,":[28],"because":[29],"all":[30],"are":[32],"simultaneously.":[34],"Neural":[35],"network":[36,101,152],"parameters":[37],"be":[39,83],"stored":[40],"local":[42],"non-volatile":[44],"memories":[45],"(NVMs),":[46],"saving":[47],"required":[50],"to":[51,85,103],"move":[52],"data":[53],"between":[54,136],"memory":[55],"logic.":[57],"However,":[58],"main":[60],"drawback":[61],"sub-threshold":[64],"electronic":[65],"circuits":[66],"is":[67],"their":[68],"dramatic":[69],"temperature":[70,79,156],"sensitivity.":[71],"this":[73,87],"paper,":[74],"we":[75],"demonstrate":[76,126],"that":[77],"a":[78,94,97,111,127],"compensation":[80],"mechanism":[81],"devised":[84],"solve":[86],"problem.":[88],"We":[89,125],"have":[90],"designed":[91],"fabricated":[93],"chip":[95,131],"implementing":[96],"two-layer":[98],"neural":[100,151],"trained":[102],"classify":[104],"low-resolution":[105],"images":[106],"handwritten":[108],"digits":[109],"with":[110],"low-cost":[112],"single-poly":[113],"complementary":[114],"metal-oxide-semiconductor":[115],"(CMOS)":[116],"process,":[117],"using":[118],"unconventional":[119],"NVMs":[121],"for":[122,132],"weight":[123],"storage.":[124],"temperature-resilient":[128],"image":[133],"recognition":[134],"operating":[135],"10\u00b0C":[137],"60\u00b0C":[139],"without":[140],"loss":[141],"classification":[143],"accuracy,":[144],"within":[145],"2%":[146],"corresponding":[149],"software-based":[150],"whole":[155],"range.":[157]},"counts_by_year":[],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}