{"id":"https://openalex.org/W4412973110","doi":"https://doi.org/10.1109/tcsi.2025.3586726","title":"A Novel Memristive Combinational Logic for Accelerating N-bit Adders","display_name":"A Novel Memristive Combinational Logic for Accelerating N-bit Adders","publication_year":2025,"publication_date":"2025-07-17","ids":{"openalex":"https://openalex.org/W4412973110","doi":"https://doi.org/10.1109/tcsi.2025.3586726"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2025.3586726","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2025.3586726","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003766038","display_name":"Lian Yao","orcid":"https://orcid.org/0000-0002-7067-4081"},"institutions":[{"id":"https://openalex.org/I139024713","display_name":"Guangdong University of Technology","ror":"https://ror.org/04azbjn80","country_code":"CN","type":"education","lineage":["https://openalex.org/I139024713"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lian Yao","raw_affiliation_strings":["School of Computer Science and Technology, Guangdong University of Technology, Guangzhou, China"],"raw_orcid":"https://orcid.org/0000-0002-7067-4081","affiliations":[{"raw_affiliation_string":"School of Computer Science and Technology, Guangdong University of Technology, Guangzhou, China","institution_ids":["https://openalex.org/I139024713"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060755096","display_name":"Jigang Wu","orcid":"https://orcid.org/0000-0002-6470-9794"},"institutions":[{"id":"https://openalex.org/I139024713","display_name":"Guangdong University of Technology","ror":"https://ror.org/04azbjn80","country_code":"CN","type":"education","lineage":["https://openalex.org/I139024713"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jigang Wu","raw_affiliation_strings":["School of Computer Science and Technology, Guangdong University of Technology, Guangzhou, China"],"raw_orcid":"https://orcid.org/0000-0002-6470-9794","affiliations":[{"raw_affiliation_string":"School of Computer Science and Technology, Guangdong University of Technology, Guangzhou, China","institution_ids":["https://openalex.org/I139024713"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100346801","display_name":"Peng Liu","orcid":"https://orcid.org/0000-0002-2329-502X"},"institutions":[{"id":"https://openalex.org/I139024713","display_name":"Guangdong University of Technology","ror":"https://ror.org/04azbjn80","country_code":"CN","type":"education","lineage":["https://openalex.org/I139024713"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Peng Liu","raw_affiliation_strings":["School of Computer Science and Technology, Guangdong University of Technology, Guangzhou, China"],"raw_orcid":"https://orcid.org/0000-0002-2329-502X","affiliations":[{"raw_affiliation_string":"School of Computer Science and Technology, Guangdong University of Technology, Guangzhou, China","institution_ids":["https://openalex.org/I139024713"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5002694277","display_name":"Siew-Kei Lam","orcid":"https://orcid.org/0000-0002-8346-2635"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Siew-Kei Lam","raw_affiliation_strings":["School of Computer Science and Engineering, Nanyang Technological University, Jurong West, Singapore"],"raw_orcid":"https://orcid.org/0000-0002-8346-2635","affiliations":[{"raw_affiliation_string":"School of Computer Science and Engineering, Nanyang Technological University, Jurong West, Singapore","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.6056,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.84612468,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":99},"biblio":{"volume":"73","issue":"1","first_page":"411","last_page":"424"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12611","display_name":"Neural Networks and Reservoir Computing","score":0.9847000241279602,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.7936738729476929},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.5995501279830933},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5737201571464539},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5170264840126038},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.48738008737564087},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.45863211154937744},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.4399031400680542},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.4365171790122986},{"id":"https://openalex.org/keywords/bit","display_name":"Bit (key)","score":0.4358215630054474},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.4331790804862976},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.42113959789276123},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.31660279631614685},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.3067312240600586},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.2468014657497406},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.24108415842056274},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21085691452026367},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.16860494017601013},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1519615650177002}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.7936738729476929},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.5995501279830933},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5737201571464539},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5170264840126038},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.48738008737564087},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.45863211154937744},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.4399031400680542},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.4365171790122986},{"id":"https://openalex.org/C117011727","wikidata":"https://www.wikidata.org/wiki/Q1278488","display_name":"Bit (key)","level":2,"score":0.4358215630054474},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.4331790804862976},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.42113959789276123},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.31660279631614685},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.3067312240600586},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.2468014657497406},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.24108415842056274},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21085691452026367},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.16860494017601013},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1519615650177002},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2025.3586726","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2025.3586726","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G136279274","display_name":null,"funder_award_id":"62374047","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G2595929697","display_name":null,"funder_award_id":"62174038","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1493445957","https://openalex.org/W1578783943","https://openalex.org/W2066280488","https://openalex.org/W2081729575","https://openalex.org/W2143483829","https://openalex.org/W2407339173","https://openalex.org/W2518000216","https://openalex.org/W2587800238","https://openalex.org/W2775449943","https://openalex.org/W2818007000","https://openalex.org/W2848535007","https://openalex.org/W2895125596","https://openalex.org/W2900379535","https://openalex.org/W2976918410","https://openalex.org/W2979662331","https://openalex.org/W2979919890","https://openalex.org/W3001855497","https://openalex.org/W3004007744","https://openalex.org/W3038129536","https://openalex.org/W3048213375","https://openalex.org/W3082899001","https://openalex.org/W3131208662","https://openalex.org/W3136861880","https://openalex.org/W3149617492","https://openalex.org/W3150028445","https://openalex.org/W4296704807","https://openalex.org/W4312855541","https://openalex.org/W4366668483","https://openalex.org/W4380303601","https://openalex.org/W4385964280"],"related_works":["https://openalex.org/W1553855433","https://openalex.org/W2098419840","https://openalex.org/W2107594749","https://openalex.org/W2016936938","https://openalex.org/W2121963733","https://openalex.org/W2356714888","https://openalex.org/W2125567818","https://openalex.org/W1827076955","https://openalex.org/W1965949818","https://openalex.org/W2136656113"],"abstract_inverted_index":{"Memristors":[0],"are":[1,105,195,206],"anticipated":[2],"to":[3,8,27,33,41,76,139],"replace":[4],"CMOS":[5],"technology":[6],"due":[7,40],"their":[9],"low":[10],"power":[11],"consumption":[12],"and":[13,37,64,174,186,204],"high-speed":[14],"in-memory":[15,21],"processing":[16],"capabilities.":[17],"However,":[18],"most":[19],"existing":[20],"technologies":[22],"implement":[23,77],"traditional":[24],"Boolean":[25],"functions":[26,81],"achieve":[28],"complex":[29],"functions,":[30],"which":[31,58,201],"lead":[32],"increased":[34],"logical":[35],"depth":[36],"long":[38],"delays":[39],"the":[42,55,60,88,91,109,119,131,134,148,157,190,227],"repeated":[43],"iterations.":[44],"In":[45],"this":[46],"paper,":[47],"we":[48],"propose":[49],"a":[50,68,83,113,128,212],"novel":[51],"combinational":[52],"logic,":[53],"namely":[54],"AND-OR":[56,93,110,121],"gate,":[57,94],"integrates":[59],"functionality":[61],"of":[62,90,133,166,184,192,215],"AND":[63],"OR":[65],"logic":[66,80],"into":[67,112],"single":[69,84,129],"function.":[70],"The":[71],"proposed":[72,92,120,160],"gate":[73,111,122,155],"is":[74,136],"able":[75],"multiple":[78],"commonly-used":[79],"within":[82,127],"cycle.":[85],"To":[86],"highlight":[87],"advantages":[89],"two":[95],"<italic":[96],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[97,141,168,176,217],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">N</i>-bit":[98],"adders,":[99],"based":[100],"on":[101],"parallel":[102],"prefix":[103,125],"algorithms,":[104],"designed":[106],"by":[107],"integrating":[108],"memristive":[114],"crossbar":[115],"array.":[116],"Benefiting":[117],"from":[118],"that":[123,152],"supports":[124],"computation":[126],"cycle,":[130],"latency":[132,185,203],"adders":[135],"significantly":[137],"reduced":[138],"<inline-formula":[140,167,175,216],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[142,169,177,218],"<tex-math":[143,170,178,219],"notation=\"LaTeX\">$O(log(N))$</tex-math>":[144],"</inline-formula>.":[145],"Compared":[146],"with":[147],"fastest":[149],"reported":[150],"adder":[151,161],"uses":[153],"Majority":[154],"for":[156,197],"implementation,":[158],"our":[159],"achieves":[162],"notable":[163],"performance":[164],"improvements":[165],"notation=\"LaTeX\">$1.2\\times":[171],"$</tex-math>":[172,180,221],"</inline-formula>":[173,181,222],"notation=\"LaTeX\">$2.7\\times":[179],"in":[182,200],"terms":[183],"area,":[187],"respectively.":[188],"Moreover,":[189],"Figure":[191],"Merits":[193],"(FoMs)":[194],"employed":[196],"fair":[198],"comparison,":[199],"both":[202],"area":[205],"considered":[207],"simultaneously.":[208],"Simulation":[209],"results":[210],"demonstrate":[211],"remarkable":[213],"improvement":[214],"notation=\"LaTeX\">$40\\times":[220],"over":[223],"state-of-the-art":[224],"circuit":[225],"(i.e.,":[226],"carry-select":[228],"adder).":[229]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}