{"id":"https://openalex.org/W4413277590","doi":"https://doi.org/10.1109/tcsi.2025.3582278","title":"Booth-Assisted Mixed-Precision Reconfigurable Digital Computing-in-Memory Engine With Ternary-Input 1T2R ReRAM for Edge AI","display_name":"Booth-Assisted Mixed-Precision Reconfigurable Digital Computing-in-Memory Engine With Ternary-Input 1T2R ReRAM for Edge AI","publication_year":2025,"publication_date":"2025-08-18","ids":{"openalex":"https://openalex.org/W4413277590","doi":"https://doi.org/10.1109/tcsi.2025.3582278"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2025.3582278","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2025.3582278","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083212047","display_name":"Ruijun Lin","orcid":"https://orcid.org/0000-0003-4296-4329"},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Ruijun Lin","raw_affiliation_strings":["State Key Lab of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics, School of Microelectronics, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0003-4296-4329","affiliations":[{"raw_affiliation_string":"State Key Lab of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics, School of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I4210119392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101443408","display_name":"Lixing Li","orcid":"https://orcid.org/0009-0000-1090-8248"},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lixing Li","raw_affiliation_strings":["State Key Lab of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics, School of Microelectronics, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Lab of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics, School of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I4210119392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111259618","display_name":"Shengmei Lv","orcid":null},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shuyang Lv","raw_affiliation_strings":["State Key Lab of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics, School of Microelectronics, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Lab of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics, School of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I4210119392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078773129","display_name":"Jingwen Jiang","orcid":"https://orcid.org/0009-0004-1479-0282"},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jingwen Jiang","raw_affiliation_strings":["State Key Lab of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics, School of Microelectronics, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0009-0004-1479-0282","affiliations":[{"raw_affiliation_string":"State Key Lab of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics, School of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I4210119392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111713966","display_name":"Liang Meng","orcid":null},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Liang Meng","raw_affiliation_strings":["State Key Lab of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics, School of Microelectronics, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Lab of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics, School of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I4210119392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023267504","display_name":"Zhiwang Guo","orcid":"https://orcid.org/0000-0002-0251-1408"},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhiwang Guo","raw_affiliation_strings":["State Key Lab of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics, School of Microelectronics, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Lab of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics, School of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I4210119392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100301377","display_name":"Yang Jianguo","orcid":null},"institutions":[{"id":"https://openalex.org/I4210114190","display_name":"Shanghai Zhangjiang Laboratory","ror":"https://ror.org/0208qbg77","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210114190"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jianguo Yang","raw_affiliation_strings":["Zhangjiang Laboratory, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Zhangjiang Laboratory, Shanghai, China","institution_ids":["https://openalex.org/I4210114190"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066674438","display_name":"Jun Han","orcid":"https://orcid.org/0000-0002-5245-0754"},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jun Han","raw_affiliation_strings":["State Key Lab of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics, School of Microelectronics, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0002-5245-0754","affiliations":[{"raw_affiliation_string":"State Key Lab of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics, School of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I4210119392"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016717153","display_name":"Ao Zhou","orcid":"https://orcid.org/0000-0001-5743-9418"},"institutions":[{"id":"https://openalex.org/I4210118977","display_name":"Shanghai Tunnel Engineering Rail Transit Design & Research Institute","ror":"https://ror.org/02zznv955","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210118977"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Alex Zhou","raw_affiliation_strings":["Transcputing Technology Ltd., Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Transcputing Technology Ltd., Shanghai, China","institution_ids":["https://openalex.org/I4210118977"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034197769","display_name":"Xiaoyong Xue","orcid":"https://orcid.org/0000-0001-9001-4569"},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaoyong Xue","raw_affiliation_strings":["State Key Lab of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics, School of Microelectronics, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0001-9001-4569","affiliations":[{"raw_affiliation_string":"State Key Lab of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics, School of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I4210119392"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100656792","display_name":"Xiaoyang Zeng","orcid":"https://orcid.org/0000-0003-3986-137X"},"institutions":[{"id":"https://openalex.org/I4210119392","display_name":"Institute of Microelectronics","ror":"https://ror.org/02s6gs133","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210119392"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaoyang Zeng","raw_affiliation_strings":["State Key Lab of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics, School of Microelectronics, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0003-3986-137X","affiliations":[{"raw_affiliation_string":"State Key Lab of Integrated Chips and Systems, College of Integrated Circuits and Micro-Nano Electronics, School of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I4210119392"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":11,"corresponding_author_ids":["https://openalex.org/A5083212047"],"corresponding_institution_ids":["https://openalex.org/I4210119392","https://openalex.org/I4210132426"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.18446755,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"72","issue":"12","first_page":"7888","last_page":"7901"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.958299994468689,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.958299994468689,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13382","display_name":"Robotics and Automated Systems","score":0.9157999753952026,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9036999940872192,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.8100709915161133},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6629788875579834},{"id":"https://openalex.org/keywords/ternary-operation","display_name":"Ternary operation","score":0.6390128135681152},{"id":"https://openalex.org/keywords/enhanced-data-rates-for-gsm-evolution","display_name":"Enhanced Data Rates for GSM Evolution","score":0.5931838154792786},{"id":"https://openalex.org/keywords/edge-computing","display_name":"Edge computing","score":0.5543262958526611},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.43503594398498535},{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.42949479818344116},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.42398083209991455},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.39270955324172974},{"id":"https://openalex.org/keywords/computational-science","display_name":"Computational science","score":0.3634105920791626},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3348204791545868},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2862723469734192},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1861749291419983},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.15313339233398438},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1478472352027893}],"concepts":[{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.8100709915161133},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6629788875579834},{"id":"https://openalex.org/C64452783","wikidata":"https://www.wikidata.org/wiki/Q1524945","display_name":"Ternary operation","level":2,"score":0.6390128135681152},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.5931838154792786},{"id":"https://openalex.org/C2778456923","wikidata":"https://www.wikidata.org/wiki/Q5337692","display_name":"Edge computing","level":3,"score":0.5543262958526611},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.43503594398498535},{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.42949479818344116},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.42398083209991455},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.39270955324172974},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.3634105920791626},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3348204791545868},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2862723469734192},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1861749291419983},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.15313339233398438},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1478472352027893},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2025.3582278","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2025.3582278","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.699999988079071,"display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G4092483499","display_name":null,"funder_award_id":"62274038","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G5309900148","display_name":null,"funder_award_id":"24JD1400200","funder_id":"https://openalex.org/F4320321885","funder_display_name":"Science and Technology Commission of Shanghai Municipality"},{"id":"https://openalex.org/G6200683350","display_name":null,"funder_award_id":"92164204","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320321885","display_name":"Science and Technology Commission of Shanghai Municipality","ror":"https://ror.org/03kt66j61"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":33,"referenced_works":["https://openalex.org/W2026445983","https://openalex.org/W2289252105","https://openalex.org/W2508602506","https://openalex.org/W2982041622","https://openalex.org/W2985727781","https://openalex.org/W2994193159","https://openalex.org/W3015980402","https://openalex.org/W3033997960","https://openalex.org/W3048446883","https://openalex.org/W3133797747","https://openalex.org/W3134526034","https://openalex.org/W3138828421","https://openalex.org/W3142875983","https://openalex.org/W3155456425","https://openalex.org/W3158458703","https://openalex.org/W3167976421","https://openalex.org/W4220882094","https://openalex.org/W4221038786","https://openalex.org/W4221101426","https://openalex.org/W4285173196","https://openalex.org/W4286571878","https://openalex.org/W4288057953","https://openalex.org/W4292969743","https://openalex.org/W4313123335","https://openalex.org/W4360605703","https://openalex.org/W4367595583","https://openalex.org/W4378231250","https://openalex.org/W4385190397","https://openalex.org/W4385192476","https://openalex.org/W4385899920","https://openalex.org/W4393406920","https://openalex.org/W4393407018","https://openalex.org/W4393407124"],"related_works":["https://openalex.org/W4229452466","https://openalex.org/W2966276069","https://openalex.org/W2304829496","https://openalex.org/W2358307108","https://openalex.org/W3031124155","https://openalex.org/W2463286374","https://openalex.org/W2052332160","https://openalex.org/W2204001882","https://openalex.org/W190448578","https://openalex.org/W3173413269"],"abstract_inverted_index":{"ReRAM":[0,74,87],"has":[1],"emerged":[2],"as":[3],"a":[4,67,123],"promising":[5],"candidate":[6],"for":[7,76],"computing-in-memory":[8],"due":[9],"to":[10,92],"its":[11,31],"excellent":[12],"compatibility":[13],"with":[14,88,96],"advanced":[15],"CMOS":[16],"processes,":[17],"high":[18,97],"density,":[19],"and":[20,34,47,104,130],"non-volatility.":[21],"Meanwhile,":[22],"Digital":[23],"Computing-in-Memory":[24],"(DCIM)":[25],"offers":[26],"higher":[27],"energy":[28,132],"efficiency":[29,133],"than":[30],"analog":[32],"counterpart":[33],"supports":[35],"full-precision":[36],"processing.":[37],"However,":[38],"existing":[39],"ReRAM-based":[40,139],"DCIMs":[41],"are":[42],"hindered":[43],"by":[44,142],"error-prone":[45],"readout":[46,90],"low":[48],"input":[49],"parallelism.":[50,98],"The":[51,79,99],"inefficient":[52],"bit-width":[53],"reconfiguration":[54],"also":[55],"incurs":[56],"significant":[57],"hardware":[58],"overhead":[59],"during":[60],"neural":[61],"network":[62,113],"mapping.":[63,114],"This":[64],"paper":[65],"reports":[66],"64Kb":[68],"DCIM":[69,120,140],"engine":[70,121],"based":[71],"on":[72],"1T2R":[73],"bitcells":[75],"multiply-and-Accumulate(MAC)":[77],"acceleration.":[78],"ternary-input":[80],"Booth-assisted":[81],"multiply-in-memory":[82],"(TB-MIM)":[83],"flow":[84],"allows":[85],"bi-state":[86],"limited":[89],"margin":[91],"achieve":[93],"high-accuracy":[94],"computation":[95],"corresponding":[100],"reconfigurable":[101],"vector":[102],"adder-tree":[103],"accumulator":[105],"(ReV-A<sup":[106],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[107,144],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>)":[108],"effectively":[109],"facilitate":[110],"practical":[111],"hybrid-precision":[112],"Simulations":[115],"show":[116],"that":[117],"the":[118],"proposed":[119],"achieves":[122],"normalized":[124],"throughput":[125],"rate":[126],"of":[127,134],"284.44":[128],"GOPS/Kb":[129],"an":[131],"730.16":[135],"TOPS/W,":[136],"surpassing":[137],"previous":[138],"designs":[141],"<inline-formula":[143],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[145],"<tex-math":[146],"notation=\"LaTeX\">$3.3\\times":[147],"$</tex-math>":[148],"</inline-formula>.":[149]},"counts_by_year":[],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}