{"id":"https://openalex.org/W4412444811","doi":"https://doi.org/10.1109/tcsi.2025.3582263","title":"A Bit-Partitioned Floating-Point 6T SRAM Computing-in-Memory Macro Based on Dual-Edge Time-Domain Structure","display_name":"A Bit-Partitioned Floating-Point 6T SRAM Computing-in-Memory Macro Based on Dual-Edge Time-Domain Structure","publication_year":2025,"publication_date":"2025-07-15","ids":{"openalex":"https://openalex.org/W4412444811","doi":"https://doi.org/10.1109/tcsi.2025.3582263"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2025.3582263","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2025.3582263","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5061191288","display_name":"Chang Xue","orcid":"https://orcid.org/0000-0003-1566-5809"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chang Xue","raw_affiliation_strings":["School of Integrated Circuits, Peking University, Beijing, China"],"raw_orcid":"https://orcid.org/0000-0003-1566-5809","affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102875604","display_name":"Youming Yang","orcid":"https://orcid.org/0009-0009-0593-4842"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Youming Yang","raw_affiliation_strings":["School of Integrated Circuits, Peking University, Beijing, China"],"raw_orcid":"https://orcid.org/0009-0009-0593-4842","affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Siyuan He","orcid":"https://orcid.org/0009-0004-6965-0228"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Siyuan He","raw_affiliation_strings":["School of Integrated Circuits, Peking University, Beijing, China"],"raw_orcid":"https://orcid.org/0009-0004-6965-0228","affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090857236","display_name":"Gang Du","orcid":"https://orcid.org/0000-0002-5143-2247"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Gang Du","raw_affiliation_strings":["School of Integrated Circuits, Peking University, Beijing, China"],"raw_orcid":"https://orcid.org/0000-0002-5143-2247","affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002438548","display_name":"Yuan Wang","orcid":"https://orcid.org/0000-0002-4951-4286"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuan Wang","raw_affiliation_strings":["School of Integrated Circuits, Peking University, Beijing, China"],"raw_orcid":"https://orcid.org/0000-0002-4951-4286","affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5081603207","display_name":"Yandong He","orcid":"https://orcid.org/0000-0002-3281-4493"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yandong He","raw_affiliation_strings":["School of Integrated Circuits, Peking University, Beijing, China"],"raw_orcid":"https://orcid.org/0000-0002-3281-4493","affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I20231570"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.12985589,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"72","issue":"12","first_page":"7755","last_page":"7768"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9927999973297119,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7024902105331421},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6204248666763306},{"id":"https://openalex.org/keywords/dual","display_name":"Dual (grammatical number)","score":0.6043699383735657},{"id":"https://openalex.org/keywords/enhanced-data-rates-for-gsm-evolution","display_name":"Enhanced Data Rates for GSM Evolution","score":0.5707234144210815},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.5229585766792297},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.45739611983299255},{"id":"https://openalex.org/keywords/floating-point","display_name":"Floating point","score":0.44634175300598145},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.43064582347869873},{"id":"https://openalex.org/keywords/bit","display_name":"Bit (key)","score":0.41456320881843567},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.32235056161880493},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3207519054412842},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.32011252641677856},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.29724496603012085},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.23477360606193542},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.20018714666366577},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.16354796290397644},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1357821524143219},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08889976143836975}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7024902105331421},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6204248666763306},{"id":"https://openalex.org/C2780980858","wikidata":"https://www.wikidata.org/wiki/Q110022","display_name":"Dual (grammatical number)","level":2,"score":0.6043699383735657},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.5707234144210815},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.5229585766792297},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.45739611983299255},{"id":"https://openalex.org/C84211073","wikidata":"https://www.wikidata.org/wiki/Q117879","display_name":"Floating point","level":2,"score":0.44634175300598145},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.43064582347869873},{"id":"https://openalex.org/C117011727","wikidata":"https://www.wikidata.org/wiki/Q1278488","display_name":"Bit (key)","level":2,"score":0.41456320881843567},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.32235056161880493},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3207519054412842},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.32011252641677856},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.29724496603012085},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.23477360606193542},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.20018714666366577},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.16354796290397644},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1357821524143219},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08889976143836975},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C124952713","wikidata":"https://www.wikidata.org/wiki/Q8242","display_name":"Literature","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2025.3582263","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2025.3582263","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.7200000286102295}],"awards":[{"id":"https://openalex.org/G769694816","display_name":null,"funder_award_id":"2022YFB2802404","funder_id":"https://openalex.org/F4320335777","funder_display_name":"National Key Research and Development Program of China"}],"funders":[{"id":"https://openalex.org/F4320335777","display_name":"National Key Research and Development Program of China","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":37,"referenced_works":["https://openalex.org/W1999085092","https://openalex.org/W2300242332","https://openalex.org/W2527492855","https://openalex.org/W2731422849","https://openalex.org/W2740857766","https://openalex.org/W2742608242","https://openalex.org/W2904299207","https://openalex.org/W2905659884","https://openalex.org/W2921013323","https://openalex.org/W2921423012","https://openalex.org/W2965106300","https://openalex.org/W2990591126","https://openalex.org/W3000301330","https://openalex.org/W3013739639","https://openalex.org/W3015432327","https://openalex.org/W3016021860","https://openalex.org/W3026786299","https://openalex.org/W3048814057","https://openalex.org/W3133754064","https://openalex.org/W3134304371","https://openalex.org/W3159353913","https://openalex.org/W3170773788","https://openalex.org/W3184152611","https://openalex.org/W4220958508","https://openalex.org/W4221038786","https://openalex.org/W4221101426","https://openalex.org/W4286571722","https://openalex.org/W4286571856","https://openalex.org/W4360605483","https://openalex.org/W4360605703","https://openalex.org/W4360605785","https://openalex.org/W4387092567","https://openalex.org/W4392739417","https://openalex.org/W4392745879","https://openalex.org/W4392775632","https://openalex.org/W4393140448","https://openalex.org/W4402592283"],"related_works":["https://openalex.org/W2030816003","https://openalex.org/W4392590355","https://openalex.org/W4327546585","https://openalex.org/W4239992647","https://openalex.org/W2150013480","https://openalex.org/W1554458299","https://openalex.org/W81423522","https://openalex.org/W1509860481","https://openalex.org/W2488264085","https://openalex.org/W2076325756"],"abstract_inverted_index":{"In":[0,28,108],"the":[1,19,84,94,118,123,131,141,170,181,227,238,242],"computing-in-memory":[2],"(CIM)":[3],"field,":[4],"floating-point":[5],"(FP)":[6],"CIM":[7,38],"is":[8,40,62,65,113,154,194,224,245],"afflicted":[9],"with":[10,43,230],"high":[11,54,119],"computing":[12,60,99],"latency":[13,52],"and":[14,26,53,77,90,101,135,149,172,209,236],"energy":[15,55,204],"consumption":[16,129],"due":[17],"to":[18,186,226],"intricate":[20],"procedures":[21],"involved":[22],"in":[23,87,130],"exponent":[24,70,88,103,133,147],"computation":[25,89,134,165],"processing.":[27],"this":[29,47,109,222],"work,":[30],"an":[31,102,189],"8Kb":[32],"FP":[33,59],"time-domain":[34],"(TD)":[35],"static-random-access-memory":[36],"(SRAM)":[37],"macro":[39,48],"presented.":[41],"Fabricated":[42],"a":[44,97,144,197,202,210],"180nm":[45],"process,":[46],"exhibits":[49],"low":[50],"computational":[51],"efficiency.":[56],"A":[57],"novel":[58],"architecture":[61,81],"proposed,":[63],"which":[64,125],"capable":[66],"of":[67,122,175,200,206,214],"concurrently":[68],"executing":[69],"summation,":[71],"maximum":[72],"value":[73],"finding,":[74],"difference":[75],"generation,":[76],"mantissa":[78,150],"shifting.":[79],"This":[80,156],"effectively":[82],"reduces":[83,127],"overall":[85],"delay":[86],"processing,":[91],"thereby":[92],"enhancing":[93],"throughput.":[95],"Furthermore,":[96],"bit-partitioned":[98,142],"concept":[100],"sparsity":[104,111,198],"scheme":[105],"are":[106,219],"introduced.":[107],"scheme,":[110],"judgment":[112],"made":[114],"solely":[115],"by":[116],"processing":[117,136],"4":[120],"bits":[121],"exponent,":[124],"significantly":[126],"power":[128,192],"remaining":[132],"steps.":[137],"Additionally,":[138],"based":[139],"on":[140,241],"concept,":[143],"dual-edge":[145],"TD":[146],"summation":[148],"multiplication-and-accumulation":[151],"(MAC)":[152],"circuit":[153,157],"devised.":[155],"not":[158],"only":[159],"suppresses":[160],"nonlinear":[161],"errors":[162],"during":[163],"multi-bit":[164],"but":[166],"also":[167],"exploits":[168],"both":[169],"rising":[171],"falling":[173],"edges":[174],"pulses":[176],"for":[177,233],"computation,":[178],"thus":[179],"accelerating":[180],"macro\u2019s":[182],"operation":[183],"speed.":[184],"Compared":[185],"previous":[187],"approaches,":[188],"extra":[190],"24%":[191],"reduction":[193],"achieved.":[195],"At":[196],"level":[199],"90%,":[201],"normalized":[203,211],"efficiency":[205,213],"14.418":[207],"TFLOPS/W":[208],"area":[212],"0.041":[215],"TFLOPS/mm<sup":[216],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[217],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[218],"attained.":[220],"When":[221],"work":[223],"applied":[225],"ResNet-18":[228],"model":[229],"BF16":[231],"format":[232],"input,":[234],"weight,":[235],"output,":[237],"accuracy":[239],"loss":[240],"CIFAR-100":[243],"dataset":[244],"merely":[246],"\u22120.16%.":[247]},"counts_by_year":[],"updated_date":"2025-11-28T02:08:47.144824","created_date":"2025-10-10T00:00:00"}