{"id":"https://openalex.org/W4411484127","doi":"https://doi.org/10.1109/tcsi.2025.3579789","title":"A Mode-Reconfigurable Second-Order NS-SAR ADC With NTF Synchronous Optimization","display_name":"A Mode-Reconfigurable Second-Order NS-SAR ADC With NTF Synchronous Optimization","publication_year":2025,"publication_date":"2025-06-20","ids":{"openalex":"https://openalex.org/W4411484127","doi":"https://doi.org/10.1109/tcsi.2025.3579789"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2025.3579789","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2025.3579789","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5001685886","display_name":"Yuhua Liang","orcid":"https://orcid.org/0000-0003-1240-2878"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuhua Liang","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi’an, China"],"raw_orcid":"https://orcid.org/0000-0003-1240-2878","affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi’an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014016318","display_name":"Shida Song","orcid":"https://orcid.org/0009-0002-9295-2297"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shida Song","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi’an, China"],"raw_orcid":"https://orcid.org/0009-0002-9295-2297","affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi’an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021990738","display_name":"Nuo Xu","orcid":"https://orcid.org/0000-0003-1224-7345"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Nuo Xu","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi’an, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi’an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083750919","display_name":"Yuke Shen","orcid":"https://orcid.org/0000-0001-9270-4096"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuke Shen","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi’an, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi’an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039575274","display_name":"Zhangming Zhu","orcid":"https://orcid.org/0000-0002-7764-1928"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhangming Zhu","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi’an, China"],"raw_orcid":"https://orcid.org/0000-0002-7764-1928","affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Integrated Circuits, Xidian University, Xi’an, China","institution_ids":["https://openalex.org/I149594827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I149594827"],"apc_list":null,"apc_paid":null,"fwci":6.6127,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":{"value":0.9767837,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":98,"max":100},"biblio":{"volume":"72","issue":"12","first_page":"7588","last_page":"7597"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9941999912261963,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.6214460134506226},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5422518849372864},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.46384599804878235},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.3500967025756836},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.3498263955116272},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3325377106666565},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3285559415817261},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.27472424507141113}],"concepts":[{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.6214460134506226},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5422518849372864},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.46384599804878235},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.3500967025756836},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.3498263955116272},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3325377106666565},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3285559415817261},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.27472424507141113}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2025.3579789","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2025.3579789","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4399999976158142,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G2257276070","display_name":null,"funder_award_id":"U24A20288","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G2981919026","display_name":null,"funder_award_id":"62361166671","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1526838648","https://openalex.org/W2053451635","https://openalex.org/W2111186324","https://openalex.org/W2164251692","https://openalex.org/W2520964342","https://openalex.org/W2737760061","https://openalex.org/W2740728963","https://openalex.org/W2777276209","https://openalex.org/W2897458229","https://openalex.org/W2908863539","https://openalex.org/W2921260700","https://openalex.org/W2922215933","https://openalex.org/W2991671942","https://openalex.org/W2997030307","https://openalex.org/W3015865377","https://openalex.org/W3086509224","https://openalex.org/W3116273981","https://openalex.org/W3133975637","https://openalex.org/W3136927342","https://openalex.org/W3200694816","https://openalex.org/W3205151931","https://openalex.org/W3205219848","https://openalex.org/W4220676654","https://openalex.org/W4220901088","https://openalex.org/W4285281566","https://openalex.org/W4324116441","https://openalex.org/W4400231107"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W4398198689","https://openalex.org/W2354365353","https://openalex.org/W1988437325","https://openalex.org/W2811287415","https://openalex.org/W2354835317","https://openalex.org/W2759986866","https://openalex.org/W4391823081","https://openalex.org/W2109469245","https://openalex.org/W2356735381"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,76,90,96,143,197],"mode-reconfigurable":[4],"2nd-order":[5],"noise-shaping":[6],"successive-approximation-register":[7],"(NS-SAR)":[8],"analog-to-digital":[9],"converter":[10],"(ADC)":[11],"featured":[12],"with":[13,169],"the":[14,18,27,31,36,45,48,55,60,73,81,104,138,156,166,174,179,183,204,213,222,237,252,256],"ability":[15],"of":[16,47,68,75,149,199,206,234],"optimizing":[17],"noise":[19],"transfer":[20],"function":[21],"(NTF)":[22],"synchronously.":[23],"Three":[24],"operation":[25,116],"modes,":[26,117],"energy-saving":[28],"(ES)":[29],"mode,":[30,34,39,140,185,254],"normal":[32],"(NM)":[33],"and":[35,54,70,93,135,145,151,193,249,255],"high-resolution":[37],"(HR)":[38],"can":[40,107,121,162,215],"be":[41,108,122,133,163,191,216,247],"supported":[42],"by":[43,65,218],"reconfiguring":[44],"resolution":[46],"internal":[49],"SAR":[50],"ADC":[51,86],"(N${}_{\\mathrm":[52],"{SAR}}$)":[53],"oversampling":[56],"rate":[57],"(OSR),":[58],"while":[59],"NTF":[61,157,223],"optimization":[62,175],"is":[63,87,201,210,259,265],"realized":[64],"modulating":[66],"locations":[67],"zeros":[69],"poles":[71],"in":[72,89,114,165,226],"context":[74],"specific":[77],"mode":[78,168],"to":[79,132,155,171,190,221,246],"enhance":[80],"NS":[82],"effect.":[83],"The":[84,239,261],"prototype":[85],"fabricated":[88],"180-nm":[91],"CMOS":[92],"operates":[94],"under":[95],"1.8-V":[97],"supply.":[98],"Operating":[99],"at":[100,203],"5MS/s":[101],"sampling":[102],"rate,":[103],"ADC\u2019s":[105],"OSR":[106,130,187,243],"configured":[109,123],"as":[110,124],"8":[111,136,250],"or":[112,126],"16":[113],"different":[115],"so":[118],"its":[119],"bandwidth":[120],"312.5kHz":[125],"156.25kHz.":[127],"With":[128],"NSARand":[129,186,242],"reconfigured":[131],"8-bit":[134],"for":[137,178,236,241,251],"ES":[139,167],"it":[141],"achieves":[142],"signal-to-noise":[144],"distortion":[146],"ratio":[147],"(SNDR)":[148],"80.3dB":[150],"consumes$201\\mu":[152],"$W.":[153,208],"Attributing":[154],"optimization,":[158,224],"27%":[159],"power":[160],"saving":[161],"reached":[164],"respect":[170],"that":[172,212],"when":[173],"were":[176],"disabled":[177],"same":[180],"SNDR.":[181],"In":[182],"HR":[184],"are":[188,244],"set":[189],"9-bit":[192,248],"16,":[194],"respectively.":[195],"And":[196],"SNDR":[198,214,258],"93.3dB":[200],"obtained":[202],"expense":[205],"consuming$280\\mu":[207],"It":[209],"evidenced":[211],"boosted":[217],"6.4dB":[219],"owe":[220],"resulting":[225],"an":[227],"optimal":[228],"SNDR-based":[229],"Schreier":[230],"figure-of-merit":[231],"(FoM${}_{\\mathrm":[232],"{S}}$)":[233],"180.8dB":[235],"ADC.":[238],"values":[240],"determined":[245],"NM":[253],"achievable":[257],"88.2dB.":[260],"occupied":[262],"core":[263],"area":[264],"0.537":[266],"mm2.":[267]},"counts_by_year":[{"year":2026,"cited_by_count":3},{"year":2025,"cited_by_count":17}],"updated_date":"2026-07-29T09:40:50.615796","created_date":"2025-10-10T00:00:00"}