{"id":"https://openalex.org/W4411086254","doi":"https://doi.org/10.1109/tcsi.2025.3572282","title":"A Multi-Form Optimization Framework for Analog Integrated Circuit Sizing","display_name":"A Multi-Form Optimization Framework for Analog Integrated Circuit Sizing","publication_year":2025,"publication_date":"2025-06-06","ids":{"openalex":"https://openalex.org/W4411086254","doi":"https://doi.org/10.1109/tcsi.2025.3572282"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2025.3572282","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2025.3572282","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5013145082","display_name":"Chen Chen","orcid":"https://orcid.org/0000-0002-4288-8920"},"institutions":[{"id":"https://openalex.org/I87445476","display_name":"Xi'an Jiaotong University","ror":"https://ror.org/017zhmm22","country_code":"CN","type":"education","lineage":["https://openalex.org/I87445476"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Chen Chen","raw_affiliation_strings":["School of Microelectronics, Xi&#x2019;an Jiaotong University, Xi&#x2019;an, China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xi&#x2019;an Jiaotong University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I87445476"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100701032","display_name":"Hongyi Wang","orcid":"https://orcid.org/0000-0002-1076-1140"},"institutions":[{"id":"https://openalex.org/I87445476","display_name":"Xi'an Jiaotong University","ror":"https://ror.org/017zhmm22","country_code":"CN","type":"education","lineage":["https://openalex.org/I87445476"]},{"id":"https://openalex.org/I121797337","display_name":"Leiden University","ror":"https://ror.org/027bh9e22","country_code":"NL","type":"education","lineage":["https://openalex.org/I121797337"]}],"countries":["CN","NL"],"is_corresponding":false,"raw_author_name":"Hongyi Wang","raw_affiliation_strings":["Leiden Institute of Advanced Computer Science and the Applied Quantum Algorithms Initiative &#x27E8;aQa<sup>L</sup>&#x27E9;, Leiden University, Leiden, The Netherlands","School of Microelectronics, Xi&#x2019;an Jiaotong University, Xi&#x2019;an, China"],"affiliations":[{"raw_affiliation_string":"Leiden Institute of Advanced Computer Science and the Applied Quantum Algorithms Initiative &#x27E8;aQa<sup>L</sup>&#x27E9;, Leiden University, Leiden, The Netherlands","institution_ids":["https://openalex.org/I121797337"]},{"raw_affiliation_string":"School of Microelectronics, Xi&#x2019;an Jiaotong University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I87445476"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067631851","display_name":"Feng Liang","orcid":"https://orcid.org/0000-0002-9393-6224"},"institutions":[{"id":"https://openalex.org/I87445476","display_name":"Xi'an Jiaotong University","ror":"https://ror.org/017zhmm22","country_code":"CN","type":"education","lineage":["https://openalex.org/I87445476"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Feng Liang","raw_affiliation_strings":["School of Microelectronics, Xi&#x2019;an Jiaotong University, Xi&#x2019;an, China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Xi&#x2019;an Jiaotong University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I87445476"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062646838","display_name":"Thomas B\u00e4ck","orcid":"https://orcid.org/0000-0001-6768-1478"},"institutions":[{"id":"https://openalex.org/I121797337","display_name":"Leiden University","ror":"https://ror.org/027bh9e22","country_code":"NL","type":"education","lineage":["https://openalex.org/I121797337"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Thomas B\u00e4ck","raw_affiliation_strings":["Leiden Institute of Advanced Computer Science, Leiden University, Leiden, The Netherlands"],"affiliations":[{"raw_affiliation_string":"Leiden Institute of Advanced Computer Science, Leiden University, Leiden, The Netherlands","institution_ids":["https://openalex.org/I121797337"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100658894","display_name":"Hao Wang","orcid":"https://orcid.org/0000-0002-4933-5181"},"institutions":[{"id":"https://openalex.org/I87445476","display_name":"Xi'an Jiaotong University","ror":"https://ror.org/017zhmm22","country_code":"CN","type":"education","lineage":["https://openalex.org/I87445476"]},{"id":"https://openalex.org/I121797337","display_name":"Leiden University","ror":"https://ror.org/027bh9e22","country_code":"NL","type":"education","lineage":["https://openalex.org/I121797337"]}],"countries":["CN","NL"],"is_corresponding":false,"raw_author_name":"Hao Wang","raw_affiliation_strings":["Leiden Institute of Advanced Computer Science and the Applied Quantum Algorithms Initiative &#x27E8;aQa<sup>L</sup>&#x27E9;, Leiden University, Leiden, The Netherlands","School of Microelectronics, Xi&#x2019;an Jiaotong University, Xi&#x2019;an, China","Leiden Institute of Advanced Computer Science and the Applied Quantum Algorithms Initiative &#x27E8;aQaL&#x27E9;, Leiden University, Leiden, The Netherlands"],"affiliations":[{"raw_affiliation_string":"Leiden Institute of Advanced Computer Science and the Applied Quantum Algorithms Initiative &#x27E8;aQa<sup>L</sup>&#x27E9;, Leiden University, Leiden, The Netherlands","institution_ids":["https://openalex.org/I121797337"]},{"raw_affiliation_string":"School of Microelectronics, Xi&#x2019;an Jiaotong University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I87445476"]},{"raw_affiliation_string":"Leiden Institute of Advanced Computer Science and the Applied Quantum Algorithms Initiative &#x27E8;aQaL&#x27E9;, Leiden University, Leiden, The Netherlands","institution_ids":["https://openalex.org/I121797337"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5013145082"],"corresponding_institution_ids":["https://openalex.org/I87445476"],"apc_list":null,"apc_paid":null,"fwci":1.4982,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.83428149,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":99},"biblio":{"volume":"72","issue":"11","first_page":"7095","last_page":"7108"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.7193630337715149},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5327489376068115},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.511034369468689},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4227389693260193},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.41099268198013306},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.39504075050354004},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2558179795742035},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24493083357810974},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.194883793592453}],"concepts":[{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.7193630337715149},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5327489376068115},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.511034369468689},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4227389693260193},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.41099268198013306},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.39504075050354004},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2558179795742035},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24493083357810974},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.194883793592453},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2025.3572282","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2025.3572282","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G4051136027","display_name":null,"funder_award_id":"122711173","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":43,"referenced_works":["https://openalex.org/W147475332","https://openalex.org/W1964239621","https://openalex.org/W1969344949","https://openalex.org/W2035878188","https://openalex.org/W2074046446","https://openalex.org/W2111776955","https://openalex.org/W2129622254","https://openalex.org/W2167034725","https://openalex.org/W2316307735","https://openalex.org/W2505156150","https://openalex.org/W2548566911","https://openalex.org/W2588708376","https://openalex.org/W2758603753","https://openalex.org/W2765138562","https://openalex.org/W2769791151","https://openalex.org/W2770581177","https://openalex.org/W2992248052","https://openalex.org/W2998307399","https://openalex.org/W3011855308","https://openalex.org/W3087976346","https://openalex.org/W3092618035","https://openalex.org/W3107965887","https://openalex.org/W3116403442","https://openalex.org/W3121642476","https://openalex.org/W3139016650","https://openalex.org/W3155699635","https://openalex.org/W3160469020","https://openalex.org/W3169517138","https://openalex.org/W3183138242","https://openalex.org/W4210287482","https://openalex.org/W4210918606","https://openalex.org/W4224097689","https://openalex.org/W4226311111","https://openalex.org/W4282917145","https://openalex.org/W4285116403","https://openalex.org/W4285152899","https://openalex.org/W4308638528","https://openalex.org/W4312268114","https://openalex.org/W4312591505","https://openalex.org/W4315630789","https://openalex.org/W4384785540","https://openalex.org/W4387130563","https://openalex.org/W4391735875"],"related_works":["https://openalex.org/W2181172762","https://openalex.org/W2147177175","https://openalex.org/W2119867448","https://openalex.org/W3128753656","https://openalex.org/W1578989561","https://openalex.org/W2129446522","https://openalex.org/W1703071360","https://openalex.org/W2098957495","https://openalex.org/W2744643496","https://openalex.org/W3011853359"],"abstract_inverted_index":{"In":[0],"recent":[1],"years,":[2],"simulation-based":[3],"optimization":[4,12,52,102,127,144,148,169,189],"methods":[5],"for":[6],"analog":[7,161],"integrated":[8],"circuit":[9,61,162],"design":[10,82,109,113],"parameters":[11,51],"(a.k.a":[13],"sizing)":[14],"have":[15],"attracted":[16],"extensive":[17],"research":[18],"interest.":[19],"Currently,":[20],"researchers":[21],"primarily":[22],"focus":[23],"on":[24,38,158],"developing":[25],"efficient":[26],"algorithms":[27],"while":[28],"paying":[29],"little":[30],"attention":[31],"to":[32,43,140,186],"decision":[33,40,94,121,135],"spaces.":[34,95,136],"This":[35,115],"work":[36],"focuses":[37],"the":[39,45,50,70,76,80,92,107,118,125,142,178],"space,":[41],"aiming":[42],"improve":[44],"efficiency":[46,128],"and":[47,55,84,111,123,149,167,173],"usability":[48],"of":[49,79,120],"task.":[53],"linear":[54],"dynamic":[56],"circuits.":[57],"We":[58],"also":[59],"handle":[60],"constraints":[62],"by":[63,129],"directly":[64],"fine-tuning":[65],"search":[66],"bounds.":[67],"Second,":[68],"taking":[69],"high-fidelity":[71],"EKV":[72],"model,":[73],"we":[74,97,138],"demonstrate":[75],"unique":[77],"characteristics":[78],"electrical":[81,112],"space":[83,110,122],"prove":[85],"that":[86,104,177],"a":[87,99],"bijective":[88],"relationship":[89],"exists":[90],"between":[91,133],"two":[93,134],"Third,":[96],"propose":[98,139],"multi-form":[100],"(MF)":[101],"framework":[103,116,155,180],"simultaneously":[105],"optimizes":[106],"physical":[108],"space.":[114],"avoids":[117],"choice":[119],"enhances":[124],"algorithm\u2019s":[126],"transferring":[130],"candidate":[131],"solutions":[132],"Also,":[137],"solve":[141],"MF":[143],"task":[145],"with":[146,191],"Bayesian":[147],"population-based":[150],"algorithms.":[151],"The":[152,171],"proposed":[153,179],"sizing":[154,163],"is":[156],"verified":[157],"three":[159],"typical":[160],"tasks:":[164],"single-objective,":[165],"multi-objective,":[166],"yield":[168],"problems.":[170],"result":[172],"ablation":[174],"study":[175],"show":[176],"consistently":[181],"achieves":[182],"better":[183],"results":[184],"compared":[185],"traditional":[187],"single-space":[188],"methods,":[190],"significantly":[192],"fewer":[193],"iterations.":[194]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}