{"id":"https://openalex.org/W4409098530","doi":"https://doi.org/10.1109/tcsi.2025.3554750","title":"A High-Performance Memristive Circuit Design for DCGAN in Edge Computing","display_name":"A High-Performance Memristive Circuit Design for DCGAN in Edge Computing","publication_year":2025,"publication_date":"2025-04-02","ids":{"openalex":"https://openalex.org/W4409098530","doi":"https://doi.org/10.1109/tcsi.2025.3554750"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2025.3554750","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2025.3554750","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103141223","display_name":"Mei Guo","orcid":"https://orcid.org/0000-0003-3002-9368"},"institutions":[{"id":"https://openalex.org/I80143920","display_name":"Shandong University of Science and Technology","ror":"https://ror.org/04gtjhw98","country_code":"CN","type":"education","lineage":["https://openalex.org/I80143920"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Mei Guo","raw_affiliation_strings":["College of Electrical Engineering and Automation, Shandong University of Science and Technology, Qingdao, China"],"raw_orcid":"https://orcid.org/0000-0003-3002-9368","affiliations":[{"raw_affiliation_string":"College of Electrical Engineering and Automation, Shandong University of Science and Technology, Qingdao, China","institution_ids":["https://openalex.org/I80143920"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Jiahui Sun","orcid":"https://orcid.org/0009-0003-5527-1916"},"institutions":[{"id":"https://openalex.org/I80143920","display_name":"Shandong University of Science and Technology","ror":"https://ror.org/04gtjhw98","country_code":"CN","type":"education","lineage":["https://openalex.org/I80143920"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jiahui Sun","raw_affiliation_strings":["College of Electrical Engineering and Automation, Shandong University of Science and Technology, Qingdao, China"],"raw_orcid":"https://orcid.org/0009-0003-5527-1916","affiliations":[{"raw_affiliation_string":"College of Electrical Engineering and Automation, Shandong University of Science and Technology, Qingdao, China","institution_ids":["https://openalex.org/I80143920"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080796334","display_name":"Gang Dou","orcid":"https://orcid.org/0000-0002-2631-1734"},"institutions":[{"id":"https://openalex.org/I80143920","display_name":"Shandong University of Science and Technology","ror":"https://ror.org/04gtjhw98","country_code":"CN","type":"education","lineage":["https://openalex.org/I80143920"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Gang Dou","raw_affiliation_strings":["College of Electronic and Information Engineering, Shandong University of Science and Technology, Qingdao, China"],"raw_orcid":"https://orcid.org/0000-0002-2631-1734","affiliations":[{"raw_affiliation_string":"College of Electronic and Information Engineering, Shandong University of Science and Technology, Qingdao, China","institution_ids":["https://openalex.org/I80143920"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5017703480","display_name":"Herbert Ho\u2010Ching Iu","orcid":"https://orcid.org/0000-0002-0687-4038"},"institutions":[{"id":"https://openalex.org/I177877127","display_name":"The University of Western Australia","ror":"https://ror.org/047272k79","country_code":"AU","type":"education","lineage":["https://openalex.org/I177877127"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Herbert Ho-Ching Iu","raw_affiliation_strings":["School of Electrical, Electronic and Computer Engineering, The University of Western Australia, Crawley, Australia","School of Electrical, Electronic and Computer Engineering, The University of Western Australia, Crawley, WA, Australia"],"raw_orcid":"https://orcid.org/0000-0002-0687-4038","affiliations":[{"raw_affiliation_string":"School of Electrical, Electronic and Computer Engineering, The University of Western Australia, Crawley, Australia","institution_ids":["https://openalex.org/I177877127"]},{"raw_affiliation_string":"School of Electrical, Electronic and Computer Engineering, The University of Western Australia, Crawley, WA, Australia","institution_ids":["https://openalex.org/I177877127"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.2198,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.91701803,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":97,"max":99},"biblio":{"volume":"72","issue":"10","first_page":"5998","last_page":"6010"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9818000197410583,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11392","display_name":"Energy Harvesting in Wireless Networks","score":0.9537000060081482,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5309661626815796},{"id":"https://openalex.org/keywords/enhanced-data-rates-for-gsm-evolution","display_name":"Enhanced Data Rates for GSM Evolution","score":0.5309174656867981},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.5046309232711792},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.45628461241722107},{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.41813600063323975},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3509076237678528},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3286663889884949},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2912256717681885},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.17391934990882874}],"concepts":[{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5309661626815796},{"id":"https://openalex.org/C162307627","wikidata":"https://www.wikidata.org/wiki/Q204833","display_name":"Enhanced Data Rates for GSM Evolution","level":2,"score":0.5309174656867981},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.5046309232711792},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.45628461241722107},{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.41813600063323975},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3509076237678528},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3286663889884949},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2912256717681885},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.17391934990882874}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcsi.2025.3554750","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2025.3554750","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},{"id":"pmh:oai:pure.atira.dk:publications/6be10fe5-529b-4374-9802-5257c9181ba5","is_oa":false,"landing_page_url":"https://research-repository.uwa.edu.au/en/publications/6be10fe5-529b-4374-9802-5257c9181ba5","pdf_url":null,"source":{"id":"https://openalex.org/S4306402492","display_name":"UWA Profiles and Research Repository (UWA)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I177877127","host_organization_name":"The University of Western Australia","host_organization_lineage":["https://openalex.org/I177877127"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Guo, M, Sun, J, Dou, G & Iu, H H C 2025, 'A High-Performance Memristive Circuit Design for DCGAN in Edge Computing', IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 72, no. 10, pp. 5998-6010. https://doi.org/10.1109/TCSI.2025.3554750","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.75}],"awards":[{"id":"https://openalex.org/G3152253029","display_name":null,"funder_award_id":"62176143","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G6746616474","display_name":null,"funder_award_id":"ZR2022MF225","funder_id":"https://openalex.org/F4320324174","funder_display_name":"Natural Science Foundation of Shandong Province"},{"id":"https://openalex.org/G7550618725","display_name":null,"funder_award_id":"ZR2021MF001","funder_id":"https://openalex.org/F4320324174","funder_display_name":"Natural Science Foundation of Shandong Province"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320324174","display_name":"Natural Science Foundation of Shandong Province","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":42,"referenced_works":["https://openalex.org/W2392395307","https://openalex.org/W2416799949","https://openalex.org/W2568772110","https://openalex.org/W2613205562","https://openalex.org/W2765811365","https://openalex.org/W2769049661","https://openalex.org/W2894293853","https://openalex.org/W2895738878","https://openalex.org/W2911647396","https://openalex.org/W2938440964","https://openalex.org/W2946334728","https://openalex.org/W2963830453","https://openalex.org/W2971533524","https://openalex.org/W2972430781","https://openalex.org/W2981848439","https://openalex.org/W3013529009","https://openalex.org/W3014166398","https://openalex.org/W3093747632","https://openalex.org/W3096831136","https://openalex.org/W3174587625","https://openalex.org/W3198215373","https://openalex.org/W3216759837","https://openalex.org/W4210261411","https://openalex.org/W4213366994","https://openalex.org/W4285105424","https://openalex.org/W4286373137","https://openalex.org/W4292969743","https://openalex.org/W4308870977","https://openalex.org/W4315650190","https://openalex.org/W4316661158","https://openalex.org/W4319986954","https://openalex.org/W4321609308","https://openalex.org/W4385352356","https://openalex.org/W4386918935","https://openalex.org/W4387350479","https://openalex.org/W4387385763","https://openalex.org/W4394805075","https://openalex.org/W4399880887","https://openalex.org/W4400525289","https://openalex.org/W4400943733","https://openalex.org/W4401326785","https://openalex.org/W4403863192"],"related_works":["https://openalex.org/W4229452466","https://openalex.org/W2966276069","https://openalex.org/W2304829496","https://openalex.org/W2358307108","https://openalex.org/W3031124155","https://openalex.org/W2463286374","https://openalex.org/W2052332160","https://openalex.org/W2204001882","https://openalex.org/W190448578","https://openalex.org/W2377121108"],"abstract_inverted_index":{"Edge":[0],"computing":[1,44,96],"devices":[2,45],"based":[3,77,147],"on":[4,78,94,148,159],"the":[5,11,79,88,99,103,108,118,123,129,141],"von":[6],"Neumann":[7],"architecture":[8],"can\u2019t":[9],"fulfill":[10],"demand":[12],"for":[13,27,46,154],"computational":[14],"resources":[15],"in":[16,62],"Generative":[17,34],"Adversarial":[18,35],"Networks.":[19],"This":[20],"paper":[21],"proposes":[22],"a":[23,28,63,69],"memristive":[24,91,149],"circuit":[25],"design":[26],"light-weight":[29],"and":[30,58,65,113,135],"efficient":[31],"Deep":[32],"Convolutional":[33],"Networks":[36],"(DCGAN),":[37],"which":[38],"can":[39,52],"be":[40],"integrated":[41],"into":[42],"edge":[43,95,160],"image":[47,126],"generation.":[48],"The":[49,144],"DCGAN":[50,104,130,145],"scheme":[51,105,131,146],"perform":[53],"convolution":[54],"operations,":[55,57],"deconvolution":[56],"various":[59],"activation":[60],"functions":[61],"fast":[64],"low-power":[66],"way.":[67],"Moreover,":[68],"high-precision":[70],"segmental":[71],"approximate":[72],"linear":[73],"weight":[74],"mapping":[75],"method":[76],"2-Memristor":[80],"crossbar":[81],"array":[82],"structure":[83],"is":[84],"proposed":[85],"to":[86,140],"improve":[87],"precision":[89],"of":[90],"neural":[92],"networks":[93],"devices.":[97,161],"Finally,":[98],"results":[100],"show":[101],"that":[102],"significantly":[106],"reduces":[107],"power":[109,137],"consumption,":[110,112],"time":[111],"input":[114],"ports":[115],"while":[116],"keeping":[117],"area":[119],"overhead":[120],"unchanged.":[121],"In":[122],"Oxford":[124],"17":[125],"generation":[127],"task,":[128],"achieves":[132],"faster":[133],"speed":[134],"lower":[136],"consumption":[138],"compared":[139],"traditional":[142],"structure.":[143],"circuits":[150],"provides":[151],"some":[152],"references":[153],"implementing":[155],"more":[156],"intelligent":[157],"applications":[158]},"counts_by_year":[{"year":2026,"cited_by_count":3},{"year":2025,"cited_by_count":4}],"updated_date":"2026-07-14T08:27:34.040176","created_date":"2025-10-10T00:00:00"}