{"id":"https://openalex.org/W4407448655","doi":"https://doi.org/10.1109/tcsi.2025.3539912","title":"AdderNet 2.0: Optimal AdderNet Accelerator Designs With Activation-Oriented Quantization and Fused Bias Removal-Based Memory Optimization","display_name":"AdderNet 2.0: Optimal AdderNet Accelerator Designs With Activation-Oriented Quantization and Fused Bias Removal-Based Memory Optimization","publication_year":2025,"publication_date":"2025-02-13","ids":{"openalex":"https://openalex.org/W4407448655","doi":"https://doi.org/10.1109/tcsi.2025.3539912"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2025.3539912","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2025.3539912","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083295665","display_name":"Yunxiang Zhang","orcid":"https://orcid.org/0000-0003-1286-807X"},"institutions":[{"id":"https://openalex.org/I123946342","display_name":"Binghamton University","ror":"https://ror.org/008rmbt77","country_code":"US","type":"education","lineage":["https://openalex.org/I123946342"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Yunxiang Zhang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Binghamton University&#x2014;State University of New York (SUNY), Binghamton, NY, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Binghamton University&#x2014;State University of New York (SUNY), Binghamton, NY, USA","institution_ids":["https://openalex.org/I123946342"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5114554154","display_name":"Omar Al Kailani","orcid":"https://orcid.org/0009-0002-6696-6089"},"institutions":[{"id":"https://openalex.org/I123946342","display_name":"Binghamton University","ror":"https://ror.org/008rmbt77","country_code":"US","type":"education","lineage":["https://openalex.org/I123946342"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Omar Al Kailani","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Binghamton University&#x2014;State University of New York (SUNY), Binghamton, NY, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Binghamton University&#x2014;State University of New York (SUNY), Binghamton, NY, USA","institution_ids":["https://openalex.org/I123946342"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049016575","display_name":"Bin Zhou","orcid":"https://orcid.org/0000-0002-1141-5557"},"institutions":[{"id":"https://openalex.org/I1312222531","display_name":"Agricultural Research Service","ror":"https://ror.org/02d2m2044","country_code":"US","type":"government","lineage":["https://openalex.org/I1312222531","https://openalex.org/I1336096307"]},{"id":"https://openalex.org/I4210125976","display_name":"Beltsville Agricultural Research Center","ror":"https://ror.org/03b08sh51","country_code":"US","type":"facility","lineage":["https://openalex.org/I1312222531","https://openalex.org/I1336096307","https://openalex.org/I4210125976","https://openalex.org/I4210138094"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bin Zhou","raw_affiliation_strings":["U.S. Department of Agriculture, Agricultural Research Service, Food Quality Laboratory, Beltsville Agricultural Research Center, Beltsville, MD, USA"],"affiliations":[{"raw_affiliation_string":"U.S. Department of Agriculture, Agricultural Research Service, Food Quality Laboratory, Beltsville Agricultural Research Center, Beltsville, MD, USA","institution_ids":["https://openalex.org/I4210125976","https://openalex.org/I1312222531"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5087651642","display_name":"Wenfeng Zhao","orcid":null},"institutions":[{"id":"https://openalex.org/I123946342","display_name":"Binghamton University","ror":"https://ror.org/008rmbt77","country_code":"US","type":"education","lineage":["https://openalex.org/I123946342"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wenfeng Zhao","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Binghamton University&#x2014;State University of New York (SUNY), Binghamton, NY, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Binghamton University&#x2014;State University of New York (SUNY), Binghamton, NY, USA","institution_ids":["https://openalex.org/I123946342"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5083295665"],"corresponding_institution_ids":["https://openalex.org/I123946342"],"apc_list":null,"apc_paid":null,"fwci":7.6703,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.97038473,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":98,"max":99},"biblio":{"volume":"72","issue":"10","first_page":"5774","last_page":"5784"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.9509000182151794,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.9509000182151794,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9071000218391418,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/quantization","display_name":"Quantization (signal processing)","score":0.5922714471817017},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5244912505149841},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4112180173397064},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2185148000717163},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17115503549575806}],"concepts":[{"id":"https://openalex.org/C28855332","wikidata":"https://www.wikidata.org/wiki/Q198099","display_name":"Quantization (signal processing)","level":2,"score":0.5922714471817017},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5244912505149841},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4112180173397064},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2185148000717163},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17115503549575806}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2025.3539912","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2025.3539912","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W2094756095","https://openalex.org/W2194775991","https://openalex.org/W2300242332","https://openalex.org/W2525740295","https://openalex.org/W2618530766","https://openalex.org/W2887782013","https://openalex.org/W2900082550","https://openalex.org/W2919115771","https://openalex.org/W2963122961","https://openalex.org/W3034344052","https://openalex.org/W3130641740","https://openalex.org/W3138910893","https://openalex.org/W3174389152","https://openalex.org/W3176259480","https://openalex.org/W3198625877","https://openalex.org/W4200288622","https://openalex.org/W4211085526","https://openalex.org/W4321637080"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W4391913857","https://openalex.org/W2358668433","https://openalex.org/W4396701345","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W4396696052"],"abstract_inverted_index":{"Convolutional":[0],"neural":[1,14],"networks":[2],"(CNNs)":[3],"are":[4],"computationally":[5],"demanding":[6],"due":[7],"to":[8,28,55,103,144],"expensive":[9],"Multiply-ACcumulate":[10],"(MAC)":[11],"operations.":[12],"Emerging":[13],"network":[15],"models,":[16],"such":[17],"as":[18,40],"AdderNet,":[19],"exploit":[20],"efficient":[21],"arithmetic":[22],"alternatives":[23],"like":[24],"sum-of-absolute-difference":[25],"(SAD)":[26],"operations":[27],"replace":[29],"the":[30,43,63,105,130],"costly":[31],"MAC":[32],"operations,":[33],"while":[34],"still":[35,50],"achieving":[36],"competitive":[37],"model":[38,66],"accuracy":[39,68],"compared":[41,143],"with":[42],"CNN":[44,146],"counterparts.":[45],"Nevertheless,":[46],"existing":[47],"AdderNet":[48,73,111,115,132,148],"accelerators":[49,134],"face":[51],"critical":[52],"implementation":[53],"challenges":[54],"achieve":[56,135],"maximal":[57],"hardware":[58,137],"and":[59,99,139,147],"energy":[60,140],"efficiency":[61],"at":[62],"cost":[64],"of":[65],"inference":[67],"loss.":[69],"This":[70],"paper":[71],"presents":[72],"2.0,":[74],"an":[75],"algorithm-hardware":[76],"co-design":[77],"framework":[78],"featuring":[79],"a":[80,86],"novel":[81],"Activation-Oriented":[82],"Quantization":[83],"(AOQ)":[84],"strategy,":[85],"Fused":[87],"Bias":[88],"Removal":[89],"(FBR)":[90],"scheme":[91],"for":[92],"on-chip":[93],"feature":[94],"map":[95],"memory":[96],"bitwidth":[97],"reduction,":[98],"optimal":[100,110],"PE":[101],"designs":[102],"improve":[104],"overall":[106],"resource":[107,138],"utilization":[108],"towards":[109],"accelerator":[112,117],"designs.":[113,149],"Multiple":[114],"2.0":[116,133],"design":[118],"variants":[119],"were":[120],"implemented":[121],"on":[122],"Xilinx":[123],"KV-260":[124],"FPGA.":[125],"Experimental":[126],"results":[127],"show":[128],"that":[129],"INT6":[131],"significant":[136],"savings":[141],"when":[142],"prior":[145]},"counts_by_year":[{"year":2025,"cited_by_count":6}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}
