{"id":"https://openalex.org/W4407168305","doi":"https://doi.org/10.1109/tcsi.2025.3536610","title":"A 0.4\u20130.9 V Supply Voltage-Flexible Third-Order Passive \u0394\u03a3 Modulator With Switched-Capacitor Loop Filter Achieving 71.9 dB Peak SNDR at 4 MHz Bandwidth","display_name":"A 0.4\u20130.9 V Supply Voltage-Flexible Third-Order Passive \u0394\u03a3 Modulator With Switched-Capacitor Loop Filter Achieving 71.9 dB Peak SNDR at 4 MHz Bandwidth","publication_year":2025,"publication_date":"2025-02-05","ids":{"openalex":"https://openalex.org/W4407168305","doi":"https://doi.org/10.1109/tcsi.2025.3536610"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2025.3536610","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2025.3536610","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://ris.utwente.nl/ws/files/482584366/A_0.40.9_V_Supply_Voltage-Flexible_Third-Order_Passive_Modulator_With_Switched-Capacitor_Loop_Filter_Achieving_71.9_dB_Peak_SNDR_at_4_MHz_Bandwidth.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069840418","display_name":"Jeroen Ponte","orcid":"https://orcid.org/0000-0003-0386-1052"},"institutions":[{"id":"https://openalex.org/I94624287","display_name":"University of Twente","ror":"https://ror.org/006hf6230","country_code":"NL","type":"education","lineage":["https://openalex.org/I94624287"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Jeroen Ponte","raw_affiliation_strings":["Integrated Circuit Design Group, University of Twente, Enschede, The Netherlands"],"raw_orcid":"https://orcid.org/0000-0003-0386-1052","affiliations":[{"raw_affiliation_string":"Integrated Circuit Design Group, University of Twente, Enschede, The Netherlands","institution_ids":["https://openalex.org/I94624287"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033296262","display_name":"Harijot Singh Bindra","orcid":"https://orcid.org/0000-0002-7923-1383"},"institutions":[{"id":"https://openalex.org/I94624287","display_name":"University of Twente","ror":"https://ror.org/006hf6230","country_code":"NL","type":"education","lineage":["https://openalex.org/I94624287"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Harijot Singh Bindra","raw_affiliation_strings":["Integrated Circuit Design Group, University of Twente, Enschede, The Netherlands"],"raw_orcid":"https://orcid.org/0000-0002-7923-1383","affiliations":[{"raw_affiliation_string":"Integrated Circuit Design Group, University of Twente, Enschede, The Netherlands","institution_ids":["https://openalex.org/I94624287"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035402438","display_name":"Bram Nauta","orcid":"https://orcid.org/0000-0001-6790-5873"},"institutions":[{"id":"https://openalex.org/I94624287","display_name":"University of Twente","ror":"https://ror.org/006hf6230","country_code":"NL","type":"education","lineage":["https://openalex.org/I94624287"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Bram Nauta","raw_affiliation_strings":["Integrated Circuit Design Group, University of Twente, Enschede, The Netherlands"],"raw_orcid":"https://orcid.org/0000-0001-6790-5873","affiliations":[{"raw_affiliation_string":"Integrated Circuit Design Group, University of Twente, Enschede, The Netherlands","institution_ids":["https://openalex.org/I94624287"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I94624287"],"apc_list":null,"apc_paid":null,"fwci":0.4258,"has_fulltext":true,"cited_by_count":1,"citation_normalized_percentile":{"value":0.55507913,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":"72","issue":"10","first_page":"5365","last_page":"5377"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9929999709129333,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11248","display_name":"Advanced Power Amplifier Design","score":0.9915000200271606,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/switched-capacitor","display_name":"Switched capacitor","score":0.773665726184845},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.6220502257347107},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.6104654669761658},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5071327686309814},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4603000283241272},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4153040647506714},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.4029715657234192},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.22167617082595825},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22123992443084717},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1912120282649994}],"concepts":[{"id":"https://openalex.org/C103357873","wikidata":"https://www.wikidata.org/wiki/Q572656","display_name":"Switched capacitor","level":4,"score":0.773665726184845},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.6220502257347107},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.6104654669761658},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5071327686309814},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4603000283241272},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4153040647506714},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.4029715657234192},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.22167617082595825},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22123992443084717},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1912120282649994}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcsi.2025.3536610","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2025.3536610","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},{"id":"pmh:oai:ris.utwente.nl:openaire_cris_publications/912fff47-f98a-415e-b473-5ec6d50e7ad0","is_oa":true,"landing_page_url":"https://research.utwente.nl/en/publications/912fff47-f98a-415e-b473-5ec6d50e7ad0","pdf_url":"https://ris.utwente.nl/ws/files/482584366/A_0.40.9_V_Supply_Voltage-Flexible_Third-Order_Passive_Modulator_With_Switched-Capacitor_Loop_Filter_Achieving_71.9_dB_Peak_SNDR_at_4_MHz_Bandwidth.pdf","source":{"id":"https://openalex.org/S4406922991","display_name":"University of Twente Research Information","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Ponte, J, Nauta, B & Bindra, H S 2025, 'A 0.4\u20130.9 V Supply Voltage-Flexible Third-Order Passive \u0394\u03a3 Modulator With Switched-Capacitor Loop Filter Achieving 71.9 dB Peak SNDR at 4 MHz Bandwidth', IEEE transactions on circuits and systems I: regular papers, vol. 72, no. 10, pp. 5365-5377. https://doi.org/10.1109/TCSI.2025.3536610","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"pmh:oai:ris.utwente.nl:openaire_cris_publications/912fff47-f98a-415e-b473-5ec6d50e7ad0","is_oa":true,"landing_page_url":"https://research.utwente.nl/en/publications/912fff47-f98a-415e-b473-5ec6d50e7ad0","pdf_url":"https://ris.utwente.nl/ws/files/482584366/A_0.40.9_V_Supply_Voltage-Flexible_Third-Order_Passive_Modulator_With_Switched-Capacitor_Loop_Filter_Achieving_71.9_dB_Peak_SNDR_at_4_MHz_Bandwidth.pdf","source":{"id":"https://openalex.org/S4406922991","display_name":"University of Twente Research Information","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Ponte, J, Nauta, B & Bindra, H S 2025, 'A 0.4\u20130.9 V Supply Voltage-Flexible Third-Order Passive \u0394\u03a3 Modulator With Switched-Capacitor Loop Filter Achieving 71.9 dB Peak SNDR at 4 MHz Bandwidth', IEEE transactions on circuits and systems I: regular papers, vol. 72, no. 10, pp. 5365-5377. https://doi.org/10.1109/TCSI.2025.3536610","raw_type":"info:eu-repo/semantics/article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8600000143051147,"display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G5738005508","display_name":"A new approach to design wireless receivers","funder_award_id":"834389","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"},{"id":"https://openalex.org/G6272710657","display_name":null,"funder_award_id":"834389","funder_id":"https://openalex.org/F4320334678","funder_display_name":"European Research Council"},{"id":"https://openalex.org/G7842005466","display_name":null,"funder_award_id":"Horizon 2020","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"}],"funders":[{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"},{"id":"https://openalex.org/F4320334678","display_name":"European Research Council","ror":"https://ror.org/0472cxd90"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4407168305.pdf","grobid_xml":"https://content.openalex.org/works/W4407168305.grobid-xml"},"referenced_works_count":30,"referenced_works":["https://openalex.org/W605564925","https://openalex.org/W1526620772","https://openalex.org/W1969449201","https://openalex.org/W1998750020","https://openalex.org/W2008596738","https://openalex.org/W2102096768","https://openalex.org/W2104174729","https://openalex.org/W2131792101","https://openalex.org/W2147352899","https://openalex.org/W2151275222","https://openalex.org/W2163943276","https://openalex.org/W2180407616","https://openalex.org/W2755652484","https://openalex.org/W2790701163","https://openalex.org/W2799859329","https://openalex.org/W2906948512","https://openalex.org/W2908000012","https://openalex.org/W2980530332","https://openalex.org/W2981080729","https://openalex.org/W3013561152","https://openalex.org/W3015707540","https://openalex.org/W3030838177","https://openalex.org/W3096129436","https://openalex.org/W3116310249","https://openalex.org/W3135328335","https://openalex.org/W3204012403","https://openalex.org/W3205151931","https://openalex.org/W4220765634","https://openalex.org/W4308089766","https://openalex.org/W4392746358"],"related_works":["https://openalex.org/W4398198689","https://openalex.org/W2354365353","https://openalex.org/W1988437325","https://openalex.org/W2811287415","https://openalex.org/W2354835317","https://openalex.org/W2130152888","https://openalex.org/W2003918017","https://openalex.org/W2171140818","https://openalex.org/W2124313625","https://openalex.org/W2356735381"],"abstract_inverted_index":{"This":[0,199],"paper":[1],"describes":[2],"the":[3,34,53,84,88,93,99,105,108,131,139,143,159,164,181,202,205,229,252],"design":[4,65,71,223,230],"and":[5,45,59,111,279,292],"implementation":[6],"of":[7,36,48,87,95,107,133,142,163,183,204,231,303,331,339,348],"a":[8,274,288,320,336,345],"4":[9,280],"MHz":[10,281],"bandwidth":[11,282,338],"<inline-formula":[12,75,121,170,190,215,233,241,255,308,321],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[13,25,76,122,150,171,191,216,234,242,256,296,309,322,354],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[14,26,77,123,151,172,192,217,235,243,257,297,310,323,355],"<tex-math":[15,27,78,124,152,173,193,218,236,244,258,298,311,324,356],"notation=\"LaTeX\">$3{^{\\text":[16,237],"{rd}}}$":[17,238],"</tex-math></inline-formula>-order":[18,239],"Discrete-Time":[19],"(DT)":[20],"Passive":[21],"Delta-Sigma":[22],"Modulator":[23],"(<inline-formula":[24],"notation=\"LaTeX\">${\\mathrm":[28,79,125,174,194,219,245,259,312],"{P\\Delta\\Sigma":[29,80,195,246,260,313],"M}}$":[30,81,127,176,196,221,247,261,314],"</tex-math></inline-formula>),":[31],"which":[32,212,226],"avoids":[33],"use":[35,188],"supply":[37,57,291,329],"voltage-sensitive":[38],"linear":[39,134],"amplifiers.":[40,135],"The":[41,306],"Switched-Capacitor":[42],"(SC)":[43],"operation":[44],"amplifier-less":[46],"nature":[47],"its":[49],"loop":[50,100,114],"filter":[51,101,115],"render":[52],"proposed":[54],"modulator":[55],"highly":[56,112],"voltage-":[58],"clock":[60],"frequency-flexible.":[61],"To":[62],"explain":[63],"our":[64,232],"choices,":[66],"we":[67,179,213,227],"investigate":[68],"two":[69],"key":[70],"challenges":[72],"unique":[73],"to":[74,92,201,317],"</tex-math></inline-formula>s.":[82],"Firstly,":[83],"noise":[85],"criticality":[86],"quantizer":[89,144],"ADC":[90,145],"due":[91],"lack":[94],"(voltage)":[96],"gain":[97],"in":[98,120,146,168,189,264],"preceding":[102],"it.":[103],"Secondly,":[104],"inaccessibility":[106],"readily":[109],"synthesizable":[110],"frequency-selective":[113],"frequency":[116],"responses":[117],"typically":[118],"employed":[119],"{\\Delta\\Sigma":[126,175,220],"</tex-math></inline-formula>s,":[128],"caused":[129],"by":[130],"absence":[132],"We":[136],"show":[137,214],"that":[138,162,271],"noise-power":[140],"trade-off":[141],"1":[147],"bit":[148],"P<inline-formula":[149],"notation=\"LaTeX\">$\\Delta":[153],"\\Sigma":[154],"$":[155,326,358],"</tex-math></inline-formula>":[156,197,302,315,327,359],"Ms":[157],"is":[158],"same":[160],"as":[161],"first":[165],"integrator":[166],"amplifier":[167],"Active":[169],"</tex-math></inline-formula>.":[177,248],"Next,":[178],"cover":[180],"suitability":[182],"several":[184],"passive":[185],"filters":[186],"for":[187,211],"loops.":[198],"leads":[200],"selection":[203],"voltage-sampled":[206],"Charge-Rotating":[207],"IIR":[208],"(CR-IIR)":[209],"filter,":[210],"</tex-math></inline-formula>-oriented":[222],"equations,":[224],"on":[225,251],"base":[228],"DT":[240],"Measurement":[249],"results":[250],"resulting":[253],"prototype":[254,307],"</tex-math></inline-formula>,":[262],"implemented":[263],"GlobalFoundries":[265],"22":[266],"nm":[267],"FD-SOI":[268],"CMOS,":[269],"demonstrate":[270],"it":[272,343],"achieves":[273,344],"71.9":[275],"dB":[276,350],"peak":[277,346],"SNDR":[278,347],"while":[283,351],"consuming":[284,352],"4.4":[285],"mW":[286],"from":[287],"0.9":[289],"V":[290],"occupying":[293],"0.076":[294],"mm<inline-formula":[295],"notation=\"LaTeX\">$^{\\mathrm":[299],"{\\mathbf":[300],"{2}}}$":[301],"silicon":[304],"area.":[305],"continues":[316],"operate":[318],"at":[319,335],"notation=\"LaTeX\">$2.25\\times":[325],"reduced":[328,337],"voltage":[330],"0.4":[332],"V,":[333],"albeit":[334],"156.25":[340],"kHz,":[341],"where":[342],"62":[349],"37.8<inline-formula":[353],"notation=\"LaTeX\">$\\mu":[357],"W.":[360]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-07-10T07:45:09.275182","created_date":"2025-02-06T00:00:00"}