{"id":"https://openalex.org/W4403598665","doi":"https://doi.org/10.1109/tcsi.2024.3478806","title":"On the Fulfilment of the Gain and Matching Specifications in the Design of a Single-Stage High-Frequency Amplifier","display_name":"On the Fulfilment of the Gain and Matching Specifications in the Design of a Single-Stage High-Frequency Amplifier","publication_year":2024,"publication_date":"2024-10-21","ids":{"openalex":"https://openalex.org/W4403598665","doi":"https://doi.org/10.1109/tcsi.2024.3478806"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2024.3478806","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcsi.2024.3478806","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://doi.org/10.1109/tcsi.2024.3478806","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003236821","display_name":"Antonio Serino","orcid":"https://orcid.org/0000-0003-4217-5872"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Antonio Serino","raw_affiliation_strings":["Electronic Engineering Department, Università di Roma Tor Vergata, Rome, Italy"],"raw_orcid":"https://orcid.org/0000-0003-4217-5872","affiliations":[{"raw_affiliation_string":"Electronic Engineering Department, Università di Roma Tor Vergata, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075136497","display_name":"Walter Ciccognani","orcid":"https://orcid.org/0000-0002-8027-2449"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Walter Ciccognani","raw_affiliation_strings":["Electronic Engineering Department, Università di Roma Tor Vergata, Rome, Italy"],"raw_orcid":"https://orcid.org/0000-0002-8027-2449","affiliations":[{"raw_affiliation_string":"Electronic Engineering Department, Università di Roma Tor Vergata, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006772560","display_name":"Sergio Colangeli","orcid":"https://orcid.org/0000-0001-6609-2452"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Sergio Colangeli","raw_affiliation_strings":["Electronic Engineering Department, Università di Roma Tor Vergata, Rome, Italy"],"raw_orcid":"https://orcid.org/0000-0001-6609-2452","affiliations":[{"raw_affiliation_string":"Electronic Engineering Department, Università di Roma Tor Vergata, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019146307","display_name":"Patrick E. Longhi","orcid":"https://orcid.org/0000-0003-0923-5917"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Patrick E. Longhi","raw_affiliation_strings":["Electronic Engineering Department, Università di Roma Tor Vergata, Rome, Italy"],"raw_orcid":"https://orcid.org/0000-0003-0923-5917","affiliations":[{"raw_affiliation_string":"Electronic Engineering Department, Università di Roma Tor Vergata, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057631769","display_name":"Ernesto Limiti","orcid":"https://orcid.org/0000-0003-4668-7461"},"institutions":[{"id":"https://openalex.org/I116067653","display_name":"University of Rome Tor Vergata","ror":"https://ror.org/02p77k626","country_code":"IT","type":"education","lineage":["https://openalex.org/I116067653"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Ernesto Limiti","raw_affiliation_strings":["Electronic Engineering Department, Università di Roma Tor Vergata, Rome, Italy"],"raw_orcid":"https://orcid.org/0000-0003-4668-7461","affiliations":[{"raw_affiliation_string":"Electronic Engineering Department, Università di Roma Tor Vergata, Rome, Italy","institution_ids":["https://openalex.org/I116067653"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.1856,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.51348629,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":98},"biblio":{"volume":"72","issue":"5","first_page":"2001","last_page":"2014"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9261000156402588,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9261000156402588,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5408703684806824},{"id":"https://openalex.org/keywords/matching","display_name":"Matching (statistics)","score":0.519457995891571},{"id":"https://openalex.org/keywords/stage","display_name":"Stage (stratigraphy)","score":0.51512211561203},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.5051863789558411},{"id":"https://openalex.org/keywords/single-stage","display_name":"Single stage","score":0.44507020711898804},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4435255825519562},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.37610942125320435},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.31761229038238525},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.22466105222702026},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.13529488444328308},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.08882072567939758}],"concepts":[{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5408703684806824},{"id":"https://openalex.org/C165064840","wikidata":"https://www.wikidata.org/wiki/Q1321061","display_name":"Matching (statistics)","level":2,"score":0.519457995891571},{"id":"https://openalex.org/C146357865","wikidata":"https://www.wikidata.org/wiki/Q1123245","display_name":"Stage (stratigraphy)","level":2,"score":0.51512211561203},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.5051863789558411},{"id":"https://openalex.org/C3020376581","wikidata":"https://www.wikidata.org/wiki/Q16866784","display_name":"Single stage","level":2,"score":0.44507020711898804},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4435255825519562},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.37610942125320435},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.31761229038238525},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.22466105222702026},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.13529488444328308},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.08882072567939758},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcsi.2024.3478806","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcsi.2024.3478806","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},{"id":"pmh:oai:art.torvergata.it:2108/396863","is_oa":true,"landing_page_url":"https://hdl.handle.net/2108/396863","pdf_url":null,"source":{"id":"https://openalex.org/S4306400993","display_name":"Cineca Institutional Research Information System (Tor Vergata University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I116067653","host_organization_name":"University of Rome Tor Vergata","host_organization_lineage":["https://openalex.org/I116067653"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"doi:10.1109/tcsi.2024.3478806","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcsi.2024.3478806","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"sustainable_development_goals":[{"score":0.8399999737739563,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W2048568150","https://openalex.org/W2075521205","https://openalex.org/W2104134703","https://openalex.org/W2149051026","https://openalex.org/W2159689184","https://openalex.org/W2336422779","https://openalex.org/W2494955277"],"related_works":["https://openalex.org/W1558928643","https://openalex.org/W4403418553","https://openalex.org/W2169745123","https://openalex.org/W2332253429","https://openalex.org/W4205573776","https://openalex.org/W2053214877","https://openalex.org/W2135814299","https://openalex.org/W1733601639","https://openalex.org/W2011840342","https://openalex.org/W4366146361"],"abstract_inverted_index":{"The":[0],"first":[1],"issue":[2],"that":[3,152],"needs":[4],"to":[5,78,139],"be":[6,20],"addressed":[7],"when":[8,57],"designing":[9],"a":[10,94,108],"high-frequency":[11],"amplifier":[12,126,136],"is":[13,39,43,73,84,90,99,146,150],"whether":[14],"the":[15,23,28,33,36,41,47,54,58,61,64,76,80,97,103,113,119,122,125,132,135,140,143,153,156,160,166],"circuit":[16],"performance":[17,144],"specifications":[18,145],"can":[19],"met":[21],"with":[22],"selected":[24],"technology.":[25],"In":[26],"case":[27],"termination":[29],"on":[30],"one":[31],"of":[32,35,63,96,112,118,124,134,142,168,171],"ports":[34,62],"active":[37,65],"device":[38,66],"fixed,":[40],"problem":[42],"usually":[44],"solved":[45],"using":[46],"gain":[48],"and":[49,131,155],"mismatch":[50],"limits":[51],"available":[52,74,101],"in":[53,75,102,137,159,175],"literature.":[55,104],"Otherwise,":[56],"loads":[59],"at":[60],"are":[67,129,162],"not":[68,85,100],"constrained,":[69],"an":[70],"analytical":[71],"criterion":[72,98,114,154],"literature":[77],"address":[79],"problem.":[81],"However,":[82],"it":[83,89,149],"well":[86],"known,":[87],"so":[88],"little":[91],"exploited.":[92],"Moreover,":[93],"proof":[95,111],"This":[105],"paper":[106,161],"presents":[107],"simple":[109],"geometric":[110],"referenced.":[115],"Closed-form":[116],"expressions":[117],"terminations":[120],"determining":[121],"fulfilment":[123,141],"design":[127,169],"goals":[128],"determined":[130],"stability":[133],"relation":[138],"addressed.":[147],"Finally,":[148],"shown":[151],"analysis":[157],"developed":[158],"useful":[163],"tools":[164],"for":[165],"development":[167],"methodologies":[170],"microwave":[172],"amplifiers":[173],"operating":[174],"more":[176],"general":[177],"conditions.":[178]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}