{"id":"https://openalex.org/W4402592713","doi":"https://doi.org/10.1109/tcsi.2024.3458864","title":"Fanout-Based Reliability Model for SER Estimation in Combinational Circuits","display_name":"Fanout-Based Reliability Model for SER Estimation in Combinational Circuits","publication_year":2024,"publication_date":"2024-09-18","ids":{"openalex":"https://openalex.org/W4402592713","doi":"https://doi.org/10.1109/tcsi.2024.3458864"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2024.3458864","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2024.3458864","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5093968774","display_name":"Esfandiar Esmaieli","orcid":"https://orcid.org/0009-0006-3927-9362"},"institutions":[{"id":"https://openalex.org/I86958956","display_name":"Ferdowsi University of Mashhad","ror":"https://ror.org/00g6ka752","country_code":"IR","type":"education","lineage":["https://openalex.org/I86958956"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"Esfandiar Esmaieli","raw_affiliation_strings":["Electrical Engineering Department, Ferdowsi University of Mashhad, Mashhad, Iran"],"raw_orcid":"https://orcid.org/0009-0006-3927-9362","affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, Ferdowsi University of Mashhad, Mashhad, Iran","institution_ids":["https://openalex.org/I86958956"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007622299","display_name":"Yasser Sedaghat","orcid":"https://orcid.org/0000-0003-4868-546X"},"institutions":[{"id":"https://openalex.org/I86958956","display_name":"Ferdowsi University of Mashhad","ror":"https://ror.org/00g6ka752","country_code":"IR","type":"education","lineage":["https://openalex.org/I86958956"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Yasser Sedaghat","raw_affiliation_strings":["Department of Computer Engineering, Dependable Distributed Embedded Systems (DDEmS) Laboratory, Ferdowsi University of Mashhad, Mashhad, Iran"],"raw_orcid":"https://orcid.org/0000-0003-4868-546X","affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Dependable Distributed Embedded Systems (DDEmS) Laboratory, Ferdowsi University of Mashhad, Mashhad, Iran","institution_ids":["https://openalex.org/I86958956"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063360720","display_name":"Ali Peiravi","orcid":"https://orcid.org/0000-0003-4379-523X"},"institutions":[{"id":"https://openalex.org/I86958956","display_name":"Ferdowsi University of Mashhad","ror":"https://ror.org/00g6ka752","country_code":"IR","type":"education","lineage":["https://openalex.org/I86958956"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Ali Peiravi","raw_affiliation_strings":["Electrical Engineering Department, Ferdowsi University of Mashhad, Mashhad, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical Engineering Department, Ferdowsi University of Mashhad, Mashhad, Iran","institution_ids":["https://openalex.org/I86958956"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5093968774"],"corresponding_institution_ids":["https://openalex.org/I86958956"],"apc_list":null,"apc_paid":null,"fwci":1.8974,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.87056627,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":99},"biblio":{"volume":"72","issue":"1","first_page":"228","last_page":"240"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9944999814033508,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9944999814033508,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9932000041007996,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9872000217437744,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5638421773910522},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.5550822019577026},{"id":"https://openalex.org/keywords/circuit-reliability","display_name":"Circuit reliability","score":0.531441867351532},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5249885320663452},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5230109095573425},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.47134894132614136},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.37277787923812866},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.32294726371765137},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2910934388637543},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2841333746910095},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1881633698940277},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.11353415250778198}],"concepts":[{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5638421773910522},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.5550822019577026},{"id":"https://openalex.org/C2778309119","wikidata":"https://www.wikidata.org/wiki/Q5121614","display_name":"Circuit reliability","level":4,"score":0.531441867351532},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5249885320663452},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5230109095573425},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.47134894132614136},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.37277787923812866},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.32294726371765137},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2910934388637543},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2841333746910095},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1881633698940277},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.11353415250778198},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2024.3458864","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2024.3458864","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":53,"referenced_works":["https://openalex.org/W1998921161","https://openalex.org/W2001575960","https://openalex.org/W2010966375","https://openalex.org/W2021459339","https://openalex.org/W2048751700","https://openalex.org/W2054113966","https://openalex.org/W2070655964","https://openalex.org/W2083156986","https://openalex.org/W2094372383","https://openalex.org/W2096198922","https://openalex.org/W2098864349","https://openalex.org/W2100219166","https://openalex.org/W2105460788","https://openalex.org/W2117115814","https://openalex.org/W2126079984","https://openalex.org/W2134717026","https://openalex.org/W2142358791","https://openalex.org/W2143674663","https://openalex.org/W2149041233","https://openalex.org/W2160349021","https://openalex.org/W2161549238","https://openalex.org/W2167839483","https://openalex.org/W2180580882","https://openalex.org/W2258854634","https://openalex.org/W2618494826","https://openalex.org/W2654812537","https://openalex.org/W2767797438","https://openalex.org/W2790447789","https://openalex.org/W2808639217","https://openalex.org/W2883936631","https://openalex.org/W2887391160","https://openalex.org/W2896440162","https://openalex.org/W2904722545","https://openalex.org/W2908226073","https://openalex.org/W2908608091","https://openalex.org/W2939094974","https://openalex.org/W2947165300","https://openalex.org/W2947606730","https://openalex.org/W2951418145","https://openalex.org/W2997384620","https://openalex.org/W3000090511","https://openalex.org/W3040935927","https://openalex.org/W3095736041","https://openalex.org/W3127057408","https://openalex.org/W3144286968","https://openalex.org/W3146275018","https://openalex.org/W4210737214","https://openalex.org/W4229741704","https://openalex.org/W4283725590","https://openalex.org/W4291318714","https://openalex.org/W4387231877","https://openalex.org/W4391991751","https://openalex.org/W6605321512"],"related_works":["https://openalex.org/W2074526596","https://openalex.org/W4242010157","https://openalex.org/W2543864226","https://openalex.org/W1975778413","https://openalex.org/W2158651403","https://openalex.org/W2109352426","https://openalex.org/W2106268153","https://openalex.org/W1975511343","https://openalex.org/W4312239443","https://openalex.org/W2244070856"],"abstract_inverted_index":{"Soft":[0],"errors":[1],"in":[2,21,43,56,71,122],"Integrated":[3],"Circuits":[4],"(ICs)":[5],"have":[6],"always":[7],"been":[8],"a":[9,40],"major":[10],"concern,":[11],"particularly":[12],"as":[13,48,134,136],"CMOS":[14],"technology":[15],"nodes":[16],"continue":[17],"to":[18,53,99,126,150,156,183],"shrink,":[19],"resulting":[20],"higher":[22],"frequency,":[23],"lower":[24],"power,":[25],"and":[26,96,147],"smaller":[27],"areas,":[28],"exacerbating":[29],"radiation-induced":[30],"soft":[31],"errors.":[32],"Therefore,":[33],"Single":[34],"Event":[35],"Transient":[36],"(SET)":[37],"has":[38,50],"become":[39],"crucial":[41],"consideration":[42],"designing":[44],"modern":[45],"radiation-tolerant":[46],"circuits,":[47],"it":[49],"the":[51,62,74,101,128,131,140,144,152,157,163,168],"potential":[52],"cause":[54],"failures":[55],"circuit":[57],"outputs.":[58],"This":[59],"paper":[60,124],"employs":[61],"concept":[63],"of":[64,76,103,130,178],"signal":[65],"probability":[66,132],"for":[67,85,93,166],"transient":[68,77,107],"fault":[69,185],"propagation":[70,81],"circuits.":[72],"Considering":[73],"issue":[75],"fault-masking,":[78],"an":[79,173],"error":[80,108,176],"model":[82],"is":[83],"presented":[84],"each":[86],"fault-masking":[87],"case.":[88],"Furthermore,":[89],"approaches":[90],"are":[91,120],"proposed":[92,121,153,164],"both":[94],"probabilistic":[95],"time-based":[97],"scenarios":[98],"address":[100],"impact":[102],"re-convergent":[104,112],"paths":[105,113],"on":[106,160],"propagation.":[109],"Since":[110],"considering":[111],"increases":[114],"computational":[115,118],"complexity,":[116],"three":[117],"algorithms":[119],"this":[123],"aiming":[125],"reduce":[127],"size":[129],"matrix":[133],"much":[135],"possible.":[137],"We":[138],"compared":[139,182],"simulation":[141,149,158],"results":[142,159],"with":[143],"Monte-Carlo":[145],"method":[146],"HSPICE-based":[148],"validate":[151],"method.":[154],"According":[155],"ISCAS\u201985":[161],"benchmarks,":[162],"approach":[165],"estimating":[167],"single":[169],"event":[170],"rate":[171],"exhibits":[172],"average":[174],"relative":[175],"percentage":[177],"less":[179],"than":[180],"5%":[181],"traditional":[184],"injection":[186],"estimation.":[187]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":2}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}