{"id":"https://openalex.org/W4401691896","doi":"https://doi.org/10.1109/tcsi.2024.3441852","title":"A Balanced CMOS Compatible Ternary Memristor-NMOS Logic Family and Its Application","display_name":"A Balanced CMOS Compatible Ternary Memristor-NMOS Logic Family and Its Application","publication_year":2024,"publication_date":"2024-08-19","ids":{"openalex":"https://openalex.org/W4401691896","doi":"https://doi.org/10.1109/tcsi.2024.3441852"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2024.3441852","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2024.3441852","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100326102","display_name":"Xiaoyuan Wang","orcid":"https://orcid.org/0000-0003-0865-7827"},"institutions":[{"id":"https://openalex.org/I50760025","display_name":"Hangzhou Dianzi University","ror":"https://ror.org/0576gt767","country_code":"CN","type":"education","lineage":["https://openalex.org/I50760025"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Xiaoyuan Wang","raw_affiliation_strings":["School of Electronics and Information, Hangzhou Dianzi University, Hangzhou, China"],"raw_orcid":"https://orcid.org/0000-0003-0865-7827","affiliations":[{"raw_affiliation_string":"School of Electronics and Information, Hangzhou Dianzi University, Hangzhou, China","institution_ids":["https://openalex.org/I50760025"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101487556","display_name":"Xinhui Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I50760025","display_name":"Hangzhou Dianzi University","ror":"https://ror.org/0576gt767","country_code":"CN","type":"education","lineage":["https://openalex.org/I50760025"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xinhui Chen","raw_affiliation_strings":["School of Electronics and Information, Hangzhou Dianzi University, Hangzhou, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electronics and Information, Hangzhou Dianzi University, Hangzhou, China","institution_ids":["https://openalex.org/I50760025"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100746639","display_name":"Jiawei Zhou","orcid":"https://orcid.org/0009-0007-8501-8902"},"institutions":[{"id":"https://openalex.org/I50760025","display_name":"Hangzhou Dianzi University","ror":"https://ror.org/0576gt767","country_code":"CN","type":"education","lineage":["https://openalex.org/I50760025"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jiawei Zhou","raw_affiliation_strings":["School of Electronics and Information, Hangzhou Dianzi University, Hangzhou, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electronics and Information, Hangzhou Dianzi University, Hangzhou, China","institution_ids":["https://openalex.org/I50760025"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100412433","display_name":"Gang Liu","orcid":"https://orcid.org/0000-0002-3142-9323"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Gang Liu","raw_affiliation_strings":["School of Electronic Information and Electrical Engineering, Shanghai Jiao Tong University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0002-3142-9323","affiliations":[{"raw_affiliation_string":"School of Electronic Information and Electrical Engineering, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015683783","display_name":"Sung-Mo Kang","orcid":"https://orcid.org/0000-0001-8424-3410"},"institutions":[{"id":"https://openalex.org/I185103710","display_name":"University of California, Santa Cruz","ror":"https://ror.org/03s65by71","country_code":"US","type":"education","lineage":["https://openalex.org/I185103710"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sung-Mo Kang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of California at Santa Cruz, Santa Cruz, CA, USA"],"raw_orcid":"https://orcid.org/0000-0001-8424-3410","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California at Santa Cruz, Santa Cruz, CA, USA","institution_ids":["https://openalex.org/I185103710"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019254108","display_name":"Sanjoy Kumar Nandi","orcid":"https://orcid.org/0000-0003-3453-074X"},"institutions":[{"id":"https://openalex.org/I118347636","display_name":"Australian National University","ror":"https://ror.org/019wvm592","country_code":"AU","type":"education","lineage":["https://openalex.org/I118347636"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Sanjoy Kumar Nandi","raw_affiliation_strings":["Department of Materials Physics, Research School of Physics, The Australian National University, Canberra, ACT, Australia"],"raw_orcid":"https://orcid.org/0000-0003-3453-074X","affiliations":[{"raw_affiliation_string":"Department of Materials Physics, Research School of Physics, The Australian National University, Canberra, ACT, Australia","institution_ids":["https://openalex.org/I118347636"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045216846","display_name":"R. G. Elliman","orcid":"https://orcid.org/0000-0002-1304-4219"},"institutions":[{"id":"https://openalex.org/I118347636","display_name":"Australian National University","ror":"https://ror.org/019wvm592","country_code":"AU","type":"education","lineage":["https://openalex.org/I118347636"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Robert G. Elliman","raw_affiliation_strings":["Department of Materials Physics, Research School of Physics, The Australian National University, Canberra, ACT, Australia"],"raw_orcid":"https://orcid.org/0000-0002-1304-4219","affiliations":[{"raw_affiliation_string":"Department of Materials Physics, Research School of Physics, The Australian National University, Canberra, ACT, Australia","institution_ids":["https://openalex.org/I118347636"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5017703480","display_name":"Herbert Ho\u2010Ching Iu","orcid":"https://orcid.org/0000-0002-0687-4038"},"institutions":[{"id":"https://openalex.org/I177877127","display_name":"The University of Western Australia","ror":"https://ror.org/047272k79","country_code":"AU","type":"education","lineage":["https://openalex.org/I177877127"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Herbert Ho-Ching Iu","raw_affiliation_strings":["School of Electrical and Electronic Engineering, The University of Western Australia, Crawley, Perth, Australia"],"raw_orcid":"https://orcid.org/0000-0002-0687-4038","affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, The University of Western Australia, Crawley, Perth, Australia","institution_ids":["https://openalex.org/I177877127"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5100326102"],"corresponding_institution_ids":["https://openalex.org/I50760025"],"apc_list":null,"apc_paid":null,"fwci":3.4049,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.9296906,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":99,"max":100},"biblio":{"volume":"71","issue":"10","first_page":"4560","last_page":"4573"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11853","display_name":"Semiconductor materials and interfaces","score":0.9932000041007996,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9904999732971191,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.918685793876648},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6929028034210205},{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.6684815883636475},{"id":"https://openalex.org/keywords/ternary-operation","display_name":"Ternary operation","score":0.5763936638832092},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5696455240249634},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5491302013397217},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.46993857622146606},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.45721694827079773},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.45690858364105225},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.39870157837867737},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.38682135939598083},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.35592466592788696},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23856645822525024},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.17371106147766113},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.13444450497627258},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.07933709025382996}],"concepts":[{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.918685793876648},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6929028034210205},{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.6684815883636475},{"id":"https://openalex.org/C64452783","wikidata":"https://www.wikidata.org/wiki/Q1524945","display_name":"Ternary operation","level":2,"score":0.5763936638832092},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5696455240249634},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5491302013397217},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.46993857622146606},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.45721694827079773},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.45690858364105225},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.39870157837867737},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.38682135939598083},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.35592466592788696},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23856645822525024},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.17371106147766113},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.13444450497627258},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.07933709025382996}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/tcsi.2024.3441852","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2024.3441852","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},{"id":"pmh:oai:pure.atira.dk:publications/1722d690-3966-4bdd-8947-74b1cd2d31c2","is_oa":false,"landing_page_url":"https://research-repository.uwa.edu.au/en/publications/1722d690-3966-4bdd-8947-74b1cd2d31c2","pdf_url":null,"source":{"id":"https://openalex.org/S4306402523","display_name":"UWA Profiles and Research Repository (University of Western Australia)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I177877127","host_organization_name":"The University of Western Australia","host_organization_lineage":["https://openalex.org/I177877127"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Wang , X , Chen , X , Zhou , J , Liu , G , Kang , S M , Kumar Nandi , S , Elliman , R G & Ho-Ching Iu , H 2024 , ' A Balanced CMOS Compatible Ternary Memristor-NMOS Logic Family and Its Application ' , IEEE Transactions on Circuits and Systems I: Regular Papers , vol. 71 , no. 10 , pp. 4560-4573 . https://doi.org/10.1109/TCSI.2024.3441852","raw_type":"article"},{"id":"pmh:oai:openresearch-repository.anu.edu.au:1885/733752579","is_oa":false,"landing_page_url":"https://hdl.handle.net/1885/733752579","pdf_url":null,"source":{"id":"https://openalex.org/S4306402539","display_name":"ANU Open Research (Australian National University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I118347636","host_organization_name":"Australian National University","host_organization_lineage":["https://openalex.org/I118347636"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"Journal article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.5600000023841858}],"awards":[{"id":"https://openalex.org/G1987843735","display_name":null,"funder_award_id":"61871429","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":41,"referenced_works":["https://openalex.org/W1982498481","https://openalex.org/W2004782555","https://openalex.org/W2025674646","https://openalex.org/W2060128588","https://openalex.org/W2066280488","https://openalex.org/W2076110232","https://openalex.org/W2081729575","https://openalex.org/W2112181056","https://openalex.org/W2133163257","https://openalex.org/W2135650105","https://openalex.org/W2163818407","https://openalex.org/W2168137928","https://openalex.org/W2169245181","https://openalex.org/W2294839272","https://openalex.org/W2342387592","https://openalex.org/W2552905557","https://openalex.org/W2921351161","https://openalex.org/W2950189224","https://openalex.org/W2973684238","https://openalex.org/W2996041521","https://openalex.org/W3022068489","https://openalex.org/W3048707446","https://openalex.org/W3048835310","https://openalex.org/W3082827302","https://openalex.org/W3111694349","https://openalex.org/W3134756900","https://openalex.org/W3150999880","https://openalex.org/W4200157328","https://openalex.org/W4214901488","https://openalex.org/W4283396772","https://openalex.org/W4310794103","https://openalex.org/W4321435405","https://openalex.org/W4323667520","https://openalex.org/W4383599249","https://openalex.org/W4385476129","https://openalex.org/W4388942339","https://openalex.org/W4391599689","https://openalex.org/W4392235820","https://openalex.org/W4394698423","https://openalex.org/W6606624365","https://openalex.org/W6725628175"],"related_works":["https://openalex.org/W2186697267","https://openalex.org/W2168324060","https://openalex.org/W2098419840","https://openalex.org/W2016936938","https://openalex.org/W2526300902","https://openalex.org/W2125567818","https://openalex.org/W1553855433","https://openalex.org/W1827076955","https://openalex.org/W2066280488","https://openalex.org/W2121963733"],"abstract_inverted_index":{"Balanced":[0],"ternary":[1,15,23,36,52,89],"digital":[2],"logic":[3,32,84,137],"circuits":[4,33,85,98],"based":[5,162],"on":[6,163],"memristors":[7,61],"and":[8,22,27,39,62,73,79,92,104,107,110,123,132,150,168],"MOSFET":[9],"devices":[10],"are":[11,25,41,77],"introduced.":[12],"First,":[13],"balanced":[14,88],"minimum":[16],"gate":[17,20],"TMIN,":[18],"maximum":[19],"TMAX":[21],"inverters":[24],"designed":[26,42],"verified":[28],"by":[29],"simulation.":[30],"Next,":[31],"such":[34,86],"as":[35,87],"encoders,":[37],"decoders":[38],"multiplexers":[40],"using":[43,58,99],"these":[44],"three":[45],"basic":[46],"gates.":[47],"For":[48],"further":[49],"validation,":[50],"a":[51,164],"3\u20131":[53],"encoder":[54],"was":[55],"hardware-implemented":[56],"successfully":[57],"in-house":[59],"fabricated":[60],"MOS":[63],"transistors.":[64],"Two":[65],"different":[66],"design":[67,115],"approaches,":[68],"namely":[69],"the":[70,74,97,113,120,154,158],"decoder-based":[71,140],"method":[72,76,141,156],"multiplexer-based":[75,155],"introduced":[78],"applied":[80],"to":[81],"realize":[82],"combinational":[83],"half-adder,":[90],"multiplier,":[91],"numerical":[93],"comparator.":[94],"We":[95],"simulate":[96],"50nm":[100],"CMOS":[101],"technology":[102],"parameters":[103],"BSIM":[105],"models":[106],"present":[108],"comparisons":[109],"analyses":[111],"of":[112,119,134,147,160,170],"two":[114],"methods":[116],"in":[117,145],"view":[118],"power":[121,151],"consumption":[122],"component":[124,148],"device":[125],"counts,":[126],"which":[127],"can":[128],"guide":[129],"subsequent":[130],"research":[131],"development":[133],"integrated":[135],"multi-valued":[136],"circuits.":[138],"The":[139],"has":[142,157],"advantages":[143,159],"both":[144],"terms":[146],"numbers":[149],"consumption,":[152],"but":[153],"being":[161],"simple":[165],"operating":[166],"principle":[167],"ease":[169],"implementation.":[171]},"counts_by_year":[{"year":2026,"cited_by_count":3},{"year":2025,"cited_by_count":14}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}