{"id":"https://openalex.org/W4401246517","doi":"https://doi.org/10.1109/tcsi.2024.3431036","title":"CorTile: A Scalable Neuromorphic Processing Core for Cortical Simulation With Hybrid-Mode Router and TCAM","display_name":"CorTile: A Scalable Neuromorphic Processing Core for Cortical Simulation With Hybrid-Mode Router and TCAM","publication_year":2024,"publication_date":"2024-08-02","ids":{"openalex":"https://openalex.org/W4401246517","doi":"https://doi.org/10.1109/tcsi.2024.3431036"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2024.3431036","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2024.3431036","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076836805","display_name":"Fanxi Yang","orcid":"https://orcid.org/0009-0008-6209-0810"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Fanxi Yang","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, School of Information Science and Technology, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0009-0008-6209-0810","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, School of Information Science and Technology, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100598212","display_name":"Yuhan He","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuhan He","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, School of Information Science and Technology, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, School of Information Science and Technology, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101293698","display_name":"Jinqiao Yang","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jinqiao Yang","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, School of Information Science and Technology, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, School of Information Science and Technology, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5114202103","display_name":"Anqin Xiao","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Anqin Xiao","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, School of Information Science and Technology, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, School of Information Science and Technology, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5114202104","display_name":"Lufei Fan","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lufei Fan","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, School of Information Science and Technology, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0009-0009-4532-4854","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, School of Information Science and Technology, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101558823","display_name":"Ning Ma","orcid":"https://orcid.org/0000-0003-3386-5046"},"institutions":[{"id":"https://openalex.org/I32820368","display_name":"Guangdong Polytechnic of Science and Technology","ror":"https://ror.org/01wq2p249","country_code":"CN","type":"education","lineage":["https://openalex.org/I32820368"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ning Ma","raw_affiliation_strings":["Guangdong Institute of Intelligence Science and Technology, Zhuhai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Guangdong Institute of Intelligence Science and Technology, Zhuhai, China","institution_ids":["https://openalex.org/I32820368"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101565820","display_name":"Li\u2010Rong Zheng","orcid":"https://orcid.org/0000-0001-9588-0239"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Li-Rong Zheng","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, School of Information Science and Technology, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0001-9588-0239","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, School of Information Science and Technology, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043039025","display_name":"Zhuo Zou","orcid":"https://orcid.org/0000-0002-8546-1329"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhuo Zou","raw_affiliation_strings":["State Key Laboratory of Integrated Chips and Systems, School of Information Science and Technology, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0002-8546-1329","affiliations":[{"raw_affiliation_string":"State Key Laboratory of Integrated Chips and Systems, School of Information Science and Technology, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3662,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.58892345,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":98,"max":99},"biblio":{"volume":"71","issue":"12","first_page":"5432","last_page":"5444"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9753999710083008,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12611","display_name":"Neural Networks and Reservoir Computing","score":0.9670000076293945,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/neuromorphic-engineering","display_name":"Neuromorphic engineering","score":0.8337686061859131},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6741480827331543},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6474809050559998},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.6072770357131958},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5721219778060913},{"id":"https://openalex.org/keywords/mode","display_name":"Mode (computer interface)","score":0.488283634185791},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3927154541015625},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3635021448135376},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3553903102874756},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3542522192001343},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.300959050655365},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.25585317611694336},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16730910539627075},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10879182815551758},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.09537103772163391}],"concepts":[{"id":"https://openalex.org/C151927369","wikidata":"https://www.wikidata.org/wiki/Q1981312","display_name":"Neuromorphic engineering","level":3,"score":0.8337686061859131},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6741480827331543},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6474809050559998},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.6072770357131958},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5721219778060913},{"id":"https://openalex.org/C48677424","wikidata":"https://www.wikidata.org/wiki/Q6888088","display_name":"Mode (computer interface)","level":2,"score":0.488283634185791},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3927154541015625},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3635021448135376},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3553903102874756},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3542522192001343},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.300959050655365},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.25585317611694336},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16730910539627075},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10879182815551758},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.09537103772163391}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2024.3431036","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2024.3431036","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.6600000262260437}],"awards":[{"id":"https://openalex.org/G3001799940","display_name":null,"funder_award_id":"2021B0909060002","funder_id":"https://openalex.org/F4320335777","funder_display_name":"National Key Research and Development Program of China"},{"id":"https://openalex.org/G7234679820","display_name":null,"funder_award_id":"92164301","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G7468426367","display_name":null,"funder_award_id":"62076066","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320335777","display_name":"National Key Research and Development Program of China","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":33,"referenced_works":["https://openalex.org/W1536792390","https://openalex.org/W1604973310","https://openalex.org/W2016708835","https://openalex.org/W2019633605","https://openalex.org/W2027063265","https://openalex.org/W2043679829","https://openalex.org/W2062143991","https://openalex.org/W2064886678","https://openalex.org/W2070601321","https://openalex.org/W2071357012","https://openalex.org/W2087861759","https://openalex.org/W2102397476","https://openalex.org/W2110850401","https://openalex.org/W2135908272","https://openalex.org/W2153113253","https://openalex.org/W2167845354","https://openalex.org/W2571808120","https://openalex.org/W2770344141","https://openalex.org/W2783525259","https://openalex.org/W2788296660","https://openalex.org/W2900282770","https://openalex.org/W2974485808","https://openalex.org/W2974488061","https://openalex.org/W2982632705","https://openalex.org/W3006426821","https://openalex.org/W3087638917","https://openalex.org/W3127379532","https://openalex.org/W3141799644","https://openalex.org/W4210357113","https://openalex.org/W4214775604","https://openalex.org/W4214867079","https://openalex.org/W4223904523","https://openalex.org/W4319865491"],"related_works":["https://openalex.org/W3031505884","https://openalex.org/W2951049725","https://openalex.org/W4285308918","https://openalex.org/W2971712727","https://openalex.org/W4387459935","https://openalex.org/W2908450434","https://openalex.org/W3193008624","https://openalex.org/W4382561696","https://openalex.org/W2581119583","https://openalex.org/W3015991694"],"abstract_inverted_index":{"In":[0],"neuromorphic":[1,39,246],"processors,":[2,232],"simulating":[3],"large-scale":[4],"Spiking":[5],"Neural":[6],"Networks":[7],"(SNNs)":[8],"for":[9,43,237],"cortical":[10,44,72],"models":[11],"necessitates":[12],"a":[13,37,48,123,167,177,244],"significant":[14],"increase":[15,139],"in":[16,71,80,85,89,94,120,126,140],"communication":[17,133],"traffic":[18,134,213],"and":[19,55,66,122,135,172,193,210,239],"memory":[20,141],"capacity,":[21],"due":[22],"to":[23,99,117,218],"the":[24,28,62,104,137,187,194,219,222,235],"lack":[25],"of":[26,30,78,163,169,207,214,221],"exploiting":[27],"sparsity":[29],"connections.":[31],"Therefore,":[32],"this":[33],"paper":[34],"proposes":[35],"CorTile,":[36],"scalable":[38],"processing":[40,224],"core":[41,225],"designed":[42],"simulation.":[45],"We":[46],"propose":[47],"hybrid-mode":[49],"router":[50,82,188,205],"that":[51,226],"supports":[52],"Remote":[53],"Unicast":[54],"Local":[56],"Broadcast":[57],"(RULB)":[58],"routing":[59,101],"method,":[60],"leveraging":[61],"high":[63],"local":[64],"connectivity":[65,69],"low":[67],"distal":[68],"observed":[70],"models.":[73],"This":[74,200],"approach":[75],"achieves":[76,202],"reductions":[77],"36.7%":[79],"average":[81,90,204],"load,":[83,87],"40.7%":[84],"peak":[86,95,211],"51.2%":[88],"link":[91,212],"traffic,":[92,96],"41.7%":[93],"respectively,":[97],"compared":[98],"conventional":[100],"methods.":[102],"Additionally,":[103],"proposed":[105,151,223],"Ternary":[106],"Content":[107],"Addressable":[108],"Memory":[109,113],"(TCAM)-based":[110],"Sparse":[111],"Connection":[112],"(TSCM)":[114],"architecture":[115],"leads":[116],"87.1%":[118],"reduction":[119,125],"area":[121,162],"62.7%":[124],"power":[127],"consumption.":[128],"These":[129],"approaches":[130],"effectively":[131],"decrease":[132],"mitigate":[136],"quadratic":[138],"requirements,":[142],"achieving":[143,148],"linear":[144],"growth":[145],"instead,":[146],"thus":[147],"scalability.":[149],"The":[150],"CorTile":[152],"is":[153],"simulated":[154],"using":[155,176],"UMC":[156],"40-nm":[157],"CMOS":[158],"process,":[159],"occupying":[160],"an":[161,203],"5.15":[164],"mm2,":[165],"supporting":[166],"maximum":[168],"8k":[170],"neurons":[171],"64M":[173],"synapses.":[174],"Evaluated":[175],"typical":[178],"macaque":[179],"cortex":[180],"model,":[181],"it":[182,233],"consumes":[183],"8.25":[184],"mW,":[185],"with":[186],"operating":[189],"at":[190,197],"200":[191],"MHz":[192],"other":[195],"modules":[196],"100":[198],"MHz.":[199],"design":[201],"load":[206],"12.33":[208],"Mpackets/s":[209],"21.16":[215],"MB/s.":[216],"Thanks":[217],"scalability":[220],"can":[227],"be":[228],"tiled":[229],"into":[230],"many-core":[231],"paves":[234],"way":[236],"chiplets":[238],"multiple":[240],"chip":[241],"integration":[242],"towards":[243],"brain-scale":[245],"computing":[247],"system.":[248]},"counts_by_year":[{"year":2026,"cited_by_count":2}],"updated_date":"2026-06-19T17:40:00.097472","created_date":"2025-10-10T00:00:00"}