{"id":"https://openalex.org/W4400877656","doi":"https://doi.org/10.1109/tcsi.2024.3425935","title":"Timing Optimization Model and PVT Tracked Scheme for STT-MRAM Voltage-Mode Sense","display_name":"Timing Optimization Model and PVT Tracked Scheme for STT-MRAM Voltage-Mode Sense","publication_year":2024,"publication_date":"2024-07-22","ids":{"openalex":"https://openalex.org/W4400877656","doi":"https://doi.org/10.1109/tcsi.2024.3425935"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2024.3425935","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2024.3425935","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5085770846","display_name":"Yongliang Zhou","orcid":"https://orcid.org/0000-0002-7327-6759"},"institutions":[{"id":"https://openalex.org/I143868143","display_name":"Anhui University","ror":"https://ror.org/05th6yx34","country_code":"CN","type":"education","lineage":["https://openalex.org/I143868143"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Yongliang Zhou","raw_affiliation_strings":["School of Integrated Circuits, Anhui University, Hefei, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Anhui University, Hefei, China","institution_ids":["https://openalex.org/I143868143"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100450518","display_name":"Lin Xiao","orcid":"https://orcid.org/0000-0002-6865-660X"},"institutions":[{"id":"https://openalex.org/I143868143","display_name":"Anhui University","ror":"https://ror.org/05th6yx34","country_code":"CN","type":"education","lineage":["https://openalex.org/I143868143"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiao Lin","raw_affiliation_strings":["School of Integrated Circuits, Anhui University, Hefei, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Anhui University, Hefei, China","institution_ids":["https://openalex.org/I143868143"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066336906","display_name":"Zixuan Zhou","orcid":"https://orcid.org/0009-0006-9124-7245"},"institutions":[{"id":"https://openalex.org/I143868143","display_name":"Anhui University","ror":"https://ror.org/05th6yx34","country_code":"CN","type":"education","lineage":["https://openalex.org/I143868143"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zixuan Zhou","raw_affiliation_strings":["School of Integrated Circuits, Anhui University, Hefei, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Anhui University, Hefei, China","institution_ids":["https://openalex.org/I143868143"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020797174","display_name":"Yingxue Sun","orcid":"https://orcid.org/0000-0002-9971-6644"},"institutions":[{"id":"https://openalex.org/I143868143","display_name":"Anhui University","ror":"https://ror.org/05th6yx34","country_code":"CN","type":"education","lineage":["https://openalex.org/I143868143"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yingxue Sun","raw_affiliation_strings":["School of Integrated Circuits, Anhui University, Hefei, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Anhui University, Hefei, China","institution_ids":["https://openalex.org/I143868143"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101660804","display_name":"Yiming Wei","orcid":"https://orcid.org/0000-0001-7261-2952"},"institutions":[{"id":"https://openalex.org/I143868143","display_name":"Anhui University","ror":"https://ror.org/05th6yx34","country_code":"CN","type":"education","lineage":["https://openalex.org/I143868143"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yiming Wei","raw_affiliation_strings":["School of Integrated Circuits, Anhui University, Hefei, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Anhui University, Hefei, China","institution_ids":["https://openalex.org/I143868143"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101906744","display_name":"Zhen Yang","orcid":"https://orcid.org/0000-0001-6062-4120"},"institutions":[{"id":"https://openalex.org/I143868143","display_name":"Anhui University","ror":"https://ror.org/05th6yx34","country_code":"CN","type":"education","lineage":["https://openalex.org/I143868143"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhen Yang","raw_affiliation_strings":["School of Integrated Circuits, Anhui University, Hefei, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Anhui University, Hefei, China","institution_ids":["https://openalex.org/I143868143"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089721649","display_name":"Chengxing Dai","orcid":null},"institutions":[{"id":"https://openalex.org/I143868143","display_name":"Anhui University","ror":"https://ror.org/05th6yx34","country_code":"CN","type":"education","lineage":["https://openalex.org/I143868143"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chengxing Dai","raw_affiliation_strings":["School of Integrated Circuits, Anhui University, Hefei, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Anhui University, Hefei, China","institution_ids":["https://openalex.org/I143868143"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111139709","display_name":"Jingxue Zhong","orcid":"https://orcid.org/0009-0006-4550-8774"},"institutions":[{"id":"https://openalex.org/I143868143","display_name":"Anhui University","ror":"https://ror.org/05th6yx34","country_code":"CN","type":"education","lineage":["https://openalex.org/I143868143"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"JingXue Zhong","raw_affiliation_strings":["School of Integrated Circuits, Anhui University, Hefei, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Anhui University, Hefei, China","institution_ids":["https://openalex.org/I143868143"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037391840","display_name":"Xiulong Wu","orcid":"https://orcid.org/0000-0002-5012-2570"},"institutions":[{"id":"https://openalex.org/I143868143","display_name":"Anhui University","ror":"https://ror.org/05th6yx34","country_code":"CN","type":"education","lineage":["https://openalex.org/I143868143"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiulong Wu","raw_affiliation_strings":["School of Integrated Circuits, Anhui University, Hefei, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Anhui University, Hefei, China","institution_ids":["https://openalex.org/I143868143"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5075966974","display_name":"Chunyu Peng","orcid":"https://orcid.org/0000-0003-2408-5048"},"institutions":[{"id":"https://openalex.org/I143868143","display_name":"Anhui University","ror":"https://ror.org/05th6yx34","country_code":"CN","type":"education","lineage":["https://openalex.org/I143868143"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chunyu Peng","raw_affiliation_strings":["School of Integrated Circuits, Anhui University, Hefei, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Anhui University, Hefei, China","institution_ids":["https://openalex.org/I143868143"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":10,"corresponding_author_ids":["https://openalex.org/A5085770846"],"corresponding_institution_ids":["https://openalex.org/I143868143"],"apc_list":null,"apc_paid":null,"fwci":1.6148,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.8343447,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"71","issue":"9","first_page":"4019","last_page":"4031"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.995199978351593,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/magnetoresistive-random-access-memory","display_name":"Magnetoresistive random-access memory","score":0.6872785687446594},{"id":"https://openalex.org/keywords/sense","display_name":"Sense (electronics)","score":0.6219867467880249},{"id":"https://openalex.org/keywords/mode","display_name":"Mode (computer interface)","score":0.5553377270698547},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.518144965171814},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.5124595761299133},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.49696066975593567},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.449135422706604},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3647344708442688},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.3225439190864563},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24537643790245056},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.22813162207603455},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1388421654701233},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.11639001965522766}],"concepts":[{"id":"https://openalex.org/C46891859","wikidata":"https://www.wikidata.org/wiki/Q1061546","display_name":"Magnetoresistive random-access memory","level":3,"score":0.6872785687446594},{"id":"https://openalex.org/C143141573","wikidata":"https://www.wikidata.org/wiki/Q7450971","display_name":"Sense (electronics)","level":2,"score":0.6219867467880249},{"id":"https://openalex.org/C48677424","wikidata":"https://www.wikidata.org/wiki/Q6888088","display_name":"Mode (computer interface)","level":2,"score":0.5553377270698547},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.518144965171814},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.5124595761299133},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.49696066975593567},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.449135422706604},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3647344708442688},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.3225439190864563},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24537643790245056},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.22813162207603455},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1388421654701233},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.11639001965522766},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2024.3425935","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2024.3425935","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.5099999904632568,"id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G3783266103","display_name":null,"funder_award_id":"62274001","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G4077774662","display_name":null,"funder_award_id":"2308085QF214","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":48,"referenced_works":["https://openalex.org/W1531756310","https://openalex.org/W1855483721","https://openalex.org/W1901149441","https://openalex.org/W1980970064","https://openalex.org/W2006880809","https://openalex.org/W2009248028","https://openalex.org/W2012300240","https://openalex.org/W2029712422","https://openalex.org/W2041028639","https://openalex.org/W2046515116","https://openalex.org/W2053399310","https://openalex.org/W2066520384","https://openalex.org/W2069795715","https://openalex.org/W2105963142","https://openalex.org/W2134139346","https://openalex.org/W2139052244","https://openalex.org/W2159904000","https://openalex.org/W2171212820","https://openalex.org/W2177618521","https://openalex.org/W2333032139","https://openalex.org/W2337180699","https://openalex.org/W2511272950","https://openalex.org/W2511951481","https://openalex.org/W2566008160","https://openalex.org/W2615158582","https://openalex.org/W2757632807","https://openalex.org/W2764015484","https://openalex.org/W2789899229","https://openalex.org/W2793776854","https://openalex.org/W2798861559","https://openalex.org/W2895842071","https://openalex.org/W2897902688","https://openalex.org/W2899637031","https://openalex.org/W2909308379","https://openalex.org/W2913524550","https://openalex.org/W2935559025","https://openalex.org/W2967487348","https://openalex.org/W2969022257","https://openalex.org/W2969618534","https://openalex.org/W2998785987","https://openalex.org/W3000497601","https://openalex.org/W3011029401","https://openalex.org/W3011948113","https://openalex.org/W3017702538","https://openalex.org/W3109152005","https://openalex.org/W4212978797","https://openalex.org/W4244242927","https://openalex.org/W6684149499"],"related_works":["https://openalex.org/W3146164987","https://openalex.org/W2086829516","https://openalex.org/W2141626281","https://openalex.org/W1641143370","https://openalex.org/W2472395098","https://openalex.org/W2128922810","https://openalex.org/W1908441109","https://openalex.org/W1579280934","https://openalex.org/W2047360450","https://openalex.org/W2118756465"],"abstract_inverted_index":{"The":[0,49,163],"impact":[1],"of":[2,9,23,36,46,67,79,160],"process":[3,150],"variations":[4],"on":[5],"the":[6,19,24,33,43,47,58,63,76,91,110,129,142,153,158],"read":[7,181],"operation":[8],"low-voltage":[10],"STT-MRAM":[11],"becomes":[12],"severe,":[13],"posing":[14],"a":[15,102],"challenge":[16],"in":[17,39,97,141],"determining":[18],"optimal":[20,111,130],"sensing":[21,37,44,98,161,191],"timing":[22,34,103,137],"sense":[25,93],"amplifier.":[26],"This":[27],"study":[28],"investigates":[29],"techniques":[30],"for":[31],"refining":[32],"scheme":[35,123,155,165],"circuits":[38],"order":[40],"to":[41,108,170,177,186,189],"improve":[42],"reliability":[45],"STT-MRAM.":[48],"supply":[50,195],"voltage":[51,92],"<inline-formula":[52,69,81],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[53,70,82],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[54,71,83],"<tex-math":[55,72,84],"notation=\"LaTeX\">$V_{DD}$":[56],"</tex-math></inline-formula>,":[57,74],"Tunneling":[59],"Magnetoresistance":[60],"Ratio":[61],"TMR,":[62],"low":[64],"resistance":[65],"state":[66],"bit-cell":[68],"notation=\"LaTeX\">$R_{P}$":[73],"and":[75,135,145,179],"parasitic":[77],"capacitance":[78],"bit-line":[80],"notation=\"LaTeX\">$C_{BL}$":[85],"</tex-math></inline-formula>":[86],"are":[87],"analyzed":[88],"along":[89],"with":[90],"amplifier":[94],"(VSA)":[95],"involved":[96],"yield.":[99],"We":[100],"develop":[101],"model":[104],"through":[105],"theoretical":[106],"analysis":[107],"determine":[109],"VSA":[112,131],"enable":[113,132],"signal":[114,133],"(SAE).":[115],"In":[116],"addition,":[117],"an":[118],"innovative":[119],"Process-Voltage-Temperature":[120],"(PVT)":[121],"tracking":[122],"is":[124],"proposed":[125,164],"that":[126,152],"can":[127],"track":[128],"(SAE)":[134],"suppress":[136],"variations.":[138],"Monte-Carol":[139],"simulation":[140],"28nm":[143],"CMOS":[144],"magnetic":[146],"tunnel":[147],"junction":[148],"(MTJ)":[149],"confirms":[151],"combined":[154],"significantly":[156],"enhances":[157],"robustness":[159],"operation.":[162],"improves":[166],"yield":[167],"by":[168,175,184],"20%":[169],"35%,":[171],"reduces":[172,180],"power":[173],"consumption":[174],"43%":[176],"63%,":[178],"access":[182],"delay":[183],"47%":[185],"59%":[187],"compared":[188],"conventional":[190],"schemes":[192],"at":[193],"0.6V":[194],"voltage.":[196]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":1}],"updated_date":"2025-12-21T01:58:51.020947","created_date":"2025-10-10T00:00:00"}