{"id":"https://openalex.org/W4390777864","doi":"https://doi.org/10.1109/tcsi.2023.3347688","title":"DNN-Based Optimization to Significantly Speed Up and Increase the Accuracy of Electronic Circuit Design","display_name":"DNN-Based Optimization to Significantly Speed Up and Increase the Accuracy of Electronic Circuit Design","publication_year":2024,"publication_date":"2024-01-09","ids":{"openalex":"https://openalex.org/W4390777864","doi":"https://doi.org/10.1109/tcsi.2023.3347688"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2023.3347688","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2023.3347688","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5093708387","display_name":"Sayed Alireza Sajjadi","orcid":"https://orcid.org/0009-0006-6383-7483"},"institutions":[{"id":"https://openalex.org/I112536369","display_name":"Yazd University","ror":"https://ror.org/02x99ac45","country_code":"IR","type":"education","lineage":["https://openalex.org/I112536369"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Sayed Alireza Sajjadi","raw_affiliation_strings":["Department of Electrical Engineering, Yazd University, Yazd, Iran"],"raw_orcid":"https://orcid.org/0009-0006-6383-7483","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Yazd University, Yazd, Iran","institution_ids":["https://openalex.org/I112536369"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071856983","display_name":"Sayed Alireza Sadrossadat","orcid":"https://orcid.org/0000-0002-6192-1167"},"institutions":[{"id":"https://openalex.org/I112536369","display_name":"Yazd University","ror":"https://ror.org/02x99ac45","country_code":"IR","type":"education","lineage":["https://openalex.org/I112536369"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Sayed Alireza Sadrossadat","raw_affiliation_strings":["Department of Computer Engineering, Yazd University, Yazd, Iran"],"raw_orcid":"https://orcid.org/0000-0002-6192-1167","affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Yazd University, Yazd, Iran","institution_ids":["https://openalex.org/I112536369"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030387602","display_name":"Ali Moftakharzadeh","orcid":"https://orcid.org/0000-0002-5634-6815"},"institutions":[{"id":"https://openalex.org/I112536369","display_name":"Yazd University","ror":"https://ror.org/02x99ac45","country_code":"IR","type":"education","lineage":["https://openalex.org/I112536369"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Ali Moftakharzadeh","raw_affiliation_strings":["Department of Electrical Engineering, Yazd University, Yazd, Iran"],"raw_orcid":"https://orcid.org/0000-0002-5634-6815","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Yazd University, Yazd, Iran","institution_ids":["https://openalex.org/I112536369"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008315931","display_name":"Morteza Nabavi","orcid":"https://orcid.org/0000-0001-7960-471X"},"institutions":[{"id":"https://openalex.org/I45683168","display_name":"Polytechnique Montr\u00e9al","ror":"https://ror.org/05f8d4e86","country_code":"CA","type":"education","lineage":["https://openalex.org/I45683168"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Morteza Nabavi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Polytechnique Montréal, Montreal, Canada"],"raw_orcid":"https://orcid.org/0000-0001-7960-471X","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Polytechnique Montréal, Montreal, Canada","institution_ids":["https://openalex.org/I45683168"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5082509767","display_name":"Mohamad Sawan","orcid":"https://orcid.org/0000-0002-4137-7272"},"institutions":[{"id":"https://openalex.org/I3133055985","display_name":"Westlake University","ror":"https://ror.org/05hfa4n20","country_code":"CN","type":"education","lineage":["https://openalex.org/I3133055985"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Mohamad Sawan","raw_affiliation_strings":["Center of Excellence in Biomedical Research on Advances-on-Chips Neurotechnologies (CenBRAIN Neurotech), School of Engineering, Westlake University, Hangzhou, China"],"raw_orcid":"https://orcid.org/0000-0002-4137-7272","affiliations":[{"raw_affiliation_string":"Center of Excellence in Biomedical Research on Advances-on-Chips Neurotechnologies (CenBRAIN Neurotech), School of Engineering, Westlake University, Hangzhou, China","institution_ids":["https://openalex.org/I3133055985"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.2116,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.77489025,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":98},"biblio":{"volume":"71","issue":"3","first_page":"1273","last_page":"1284"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6617211699485779},{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.602319061756134},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5543246269226074},{"id":"https://openalex.org/keywords/performance-metric","display_name":"Performance metric","score":0.5421311855316162},{"id":"https://openalex.org/keywords/metric","display_name":"Metric (unit)","score":0.5253236293792725},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.515182375907898},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.4779079854488373},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.44706350564956665},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.42349833250045776},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4164888262748718},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4148007035255432},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1692623496055603},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.16105538606643677},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.11638841032981873},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.10488486289978027},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10317018628120422}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6617211699485779},{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.602319061756134},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5543246269226074},{"id":"https://openalex.org/C2780898871","wikidata":"https://www.wikidata.org/wiki/Q860554","display_name":"Performance metric","level":2,"score":0.5421311855316162},{"id":"https://openalex.org/C176217482","wikidata":"https://www.wikidata.org/wiki/Q860554","display_name":"Metric (unit)","level":2,"score":0.5253236293792725},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.515182375907898},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.4779079854488373},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.44706350564956665},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.42349833250045776},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4164888262748718},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4148007035255432},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1692623496055603},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.16105538606643677},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.11638841032981873},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.10488486289978027},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10317018628120422},{"id":"https://openalex.org/C187736073","wikidata":"https://www.wikidata.org/wiki/Q2920921","display_name":"Management","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcsi.2023.3347688","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2023.3347688","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},{"id":"pmh:oai:publications.polymtl.ca:57237","is_oa":false,"landing_page_url":"https://publications.polymtl.ca/57237/","pdf_url":null,"source":{"id":"https://openalex.org/S4306401013","display_name":"PolyPublie (\u00c9cole Polytechnique de Montr\u00e9al)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I45683168","host_organization_name":"Polytechnique Montr\u00e9al","host_organization_lineage":["https://openalex.org/I45683168"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Article de revue"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8799999952316284}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":34,"referenced_works":["https://openalex.org/W1966879182","https://openalex.org/W1996078258","https://openalex.org/W2056761961","https://openalex.org/W2095157116","https://openalex.org/W2128252711","https://openalex.org/W2137983211","https://openalex.org/W2139899398","https://openalex.org/W2169286256","https://openalex.org/W2336871498","https://openalex.org/W2750218729","https://openalex.org/W2769791151","https://openalex.org/W2942215740","https://openalex.org/W2946281845","https://openalex.org/W2969161917","https://openalex.org/W3003257820","https://openalex.org/W3016582401","https://openalex.org/W3023404295","https://openalex.org/W3037092353","https://openalex.org/W3047164796","https://openalex.org/W3107559600","https://openalex.org/W3146559208","https://openalex.org/W3160469020","https://openalex.org/W3179067187","https://openalex.org/W3185796949","https://openalex.org/W3192101184","https://openalex.org/W3196491533","https://openalex.org/W4205658854","https://openalex.org/W4210610588","https://openalex.org/W4226104423","https://openalex.org/W4226325269","https://openalex.org/W4285176584","https://openalex.org/W4293732148","https://openalex.org/W4312050779","https://openalex.org/W4312802105"],"related_works":["https://openalex.org/W2967868444","https://openalex.org/W2612923708","https://openalex.org/W2991739378","https://openalex.org/W3159999783","https://openalex.org/W2386329201","https://openalex.org/W4206112934","https://openalex.org/W2051008800","https://openalex.org/W2376757218","https://openalex.org/W2341264206","https://openalex.org/W2348265766"],"abstract_inverted_index":{"Efficient":[0],"design":[1,102,127,174],"and":[2,27,41,107,112,129],"optimization":[3,42,65],"of":[4,29,43,186],"flip-flops":[5],"can":[6,21,146,155],"significantly":[7,123],"affect":[8],"overall":[9,24],"circuit":[10,173,187],"performance":[11,74,163],"as":[12,105,138],"they":[13],"have":[14],"many":[15],"applications":[16],"in":[17,50],"digital":[18],"systems":[19],"which":[20,85],"impact":[22],"the":[23,30,78,126,139,152,177,184],"power":[25],"consumption":[26],"timings":[28],"emerging":[31],"system":[32],"on":[33,176],"chips":[34],"(SOCs).":[35],"In":[36],"this":[37],"paper,":[38],"modeling,":[39],"design,":[40],"transmission":[44],"gate-based":[45],"master-slave":[46],"positive-edge-triggered":[47],"flip-flop":[48],"(TGFF)":[49],"16":[51],"nm":[52],"complementary":[53],"metal-oxide":[54],"semiconductor":[55],"(CMOS)":[56],"is":[57,141,170,180],"proposed.":[58],"The":[59],"proposed":[60,153,178],"deep":[61],"neural":[62],"network":[63],"(DNN)-based":[64],"method":[66,154,179],"first":[67],"generates":[68],"an":[69],"accurate":[70,95,121],"model":[71],"for":[72,161],"different":[73],"metrics":[75],"by":[76],"using":[77],"training":[79],"data":[80],"obtained":[81],"from":[82],"transistor-level":[83],"models":[84,97,122],"are":[86,98],"over":[87],"100":[88],"times":[89],"faster":[90],"than":[91],"them.":[92],"Then,":[93],"these":[94,119],"DNN-based":[96],"used":[99,157],"to":[100,116,131,158],"optimize":[101,159],"goals":[103],"such":[104],"dynamic":[106],"static":[108],"power,":[109],"setup":[110],"time,":[111],"propagation":[113],"delay":[114],"(Data":[115],"Output).":[117],"Using":[118],"fast,":[120],"speed":[124],"up":[125],"procedure":[128],"leads":[130],"a":[132,142],"considerably":[133],"more":[134],"optimized":[135],"design.":[136],"Additionally,":[137,172],"DNN":[140],"universal":[143],"approximator":[144],"that":[145],"catch":[147],"any":[148,162],"nonlinear":[149],"input-output":[150],"relationship,":[151],"be":[156],"circuits":[160],"metric,":[164],"even":[165],"if":[166],"no":[167],"analytical":[168],"formula":[169],"available.":[171],"based":[175],"automated":[181],"which,":[182],"facilitates":[183],"tasks":[185],"designers.":[188]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":2}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}