{"id":"https://openalex.org/W4390357402","doi":"https://doi.org/10.1109/tcsi.2023.3342929","title":"A Low-Cost Pipelined Architecture Based on a Hybrid Sorting Algorithm","display_name":"A Low-Cost Pipelined Architecture Based on a Hybrid Sorting Algorithm","publication_year":2023,"publication_date":"2023-12-28","ids":{"openalex":"https://openalex.org/W4390357402","doi":"https://doi.org/10.1109/tcsi.2023.3342929"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2023.3342929","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2023.3342929","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031861827","display_name":"You-Rong Chen","orcid":"https://orcid.org/0000-0003-3935-7261"},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"You-Rong Chen","raw_affiliation_strings":["Department of Computer Science and Information Engineering, Digital Integrated Circuit Design Laboratory, National Cheng Kung University, Tainan, Taiwan"],"raw_orcid":"https://orcid.org/0000-0003-3935-7261","affiliations":[{"raw_affiliation_string":"Department of Computer Science and Information Engineering, Digital Integrated Circuit Design Laboratory, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108889842","display_name":"Chien-Chia Ho","orcid":null},"institutions":[{"id":"https://openalex.org/I4210148979","display_name":"MediaTek (Taiwan)","ror":"https://ror.org/05g9jck81","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210148979"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chien-Chia Ho","raw_affiliation_strings":["MediaTek Inc., Hsinchu, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"MediaTek Inc., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148979"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100687506","display_name":"Wei\u2010Ting Chen","orcid":"https://orcid.org/0000-0002-4785-6784"},"institutions":[{"id":"https://openalex.org/I4210148979","display_name":"MediaTek (Taiwan)","ror":"https://ror.org/05g9jck81","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210148979"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Wei-Ting Chen","raw_affiliation_strings":["MediaTek Inc., Hsinchu, Taiwan"],"raw_orcid":"https://orcid.org/0000-0002-4785-6784","affiliations":[{"raw_affiliation_string":"MediaTek Inc., Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148979"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5079051364","display_name":"Pei\u2010Yin Chen","orcid":"https://orcid.org/0000-0002-5104-6055"},"institutions":[{"id":"https://openalex.org/I91807558","display_name":"National Cheng Kung University","ror":"https://ror.org/01b8kcc49","country_code":"TW","type":"education","lineage":["https://openalex.org/I91807558"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Pei-Yin Chen","raw_affiliation_strings":["Department of Computer Science and Information Engineering, Digital Integrated Circuit Design Laboratory, National Cheng Kung University, Tainan, Taiwan"],"raw_orcid":"https://orcid.org/0000-0002-5104-6055","affiliations":[{"raw_affiliation_string":"Department of Computer Science and Information Engineering, Digital Integrated Circuit Design Laboratory, National Cheng Kung University, Tainan, Taiwan","institution_ids":["https://openalex.org/I91807558"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.8773,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.76215682,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":98},"biblio":{"volume":"71","issue":"2","first_page":"717","last_page":"730"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11269","display_name":"Algorithms and Data Compression","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8289017677307129},{"id":"https://openalex.org/keywords/sorting","display_name":"Sorting","score":0.7908016443252563},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6969355344772339},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.6153754591941833},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.593610405921936},{"id":"https://openalex.org/keywords/subsequence","display_name":"Subsequence","score":0.5819714069366455},{"id":"https://openalex.org/keywords/sorting-algorithm","display_name":"Sorting algorithm","score":0.5310276746749878},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.49324196577072144},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4769419729709625},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.42864441871643066},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3582065999507904},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.16379299759864807},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07942306995391846},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.07798761129379272}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8289017677307129},{"id":"https://openalex.org/C111696304","wikidata":"https://www.wikidata.org/wiki/Q2303697","display_name":"Sorting","level":2,"score":0.7908016443252563},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6969355344772339},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.6153754591941833},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.593610405921936},{"id":"https://openalex.org/C137877099","wikidata":"https://www.wikidata.org/wiki/Q1332977","display_name":"Subsequence","level":3,"score":0.5819714069366455},{"id":"https://openalex.org/C108094655","wikidata":"https://www.wikidata.org/wiki/Q181593","display_name":"Sorting algorithm","level":3,"score":0.5310276746749878},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.49324196577072144},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4769419729709625},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.42864441871643066},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3582065999507904},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.16379299759864807},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07942306995391846},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.07798761129379272},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C34388435","wikidata":"https://www.wikidata.org/wiki/Q2267362","display_name":"Bounded function","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2023.3342929","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2023.3342929","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W1582197888","https://openalex.org/W1993405011","https://openalex.org/W2000871594","https://openalex.org/W2023236551","https://openalex.org/W2030081822","https://openalex.org/W2072974923","https://openalex.org/W2085671259","https://openalex.org/W2100821909","https://openalex.org/W2127766448","https://openalex.org/W2141389982","https://openalex.org/W2143909327","https://openalex.org/W2155323732","https://openalex.org/W2162707967","https://openalex.org/W2163923719","https://openalex.org/W2167588340","https://openalex.org/W2344792228","https://openalex.org/W2472334012","https://openalex.org/W2567345801","https://openalex.org/W2589156932","https://openalex.org/W2589627637","https://openalex.org/W2733107613","https://openalex.org/W2890524446","https://openalex.org/W2972045924","https://openalex.org/W3120810905","https://openalex.org/W3141434431","https://openalex.org/W3155985958","https://openalex.org/W3215095544","https://openalex.org/W4281965928","https://openalex.org/W4296339044"],"related_works":["https://openalex.org/W2809748609","https://openalex.org/W3033694952","https://openalex.org/W2372558933","https://openalex.org/W2349288944","https://openalex.org/W2085265870","https://openalex.org/W797244100","https://openalex.org/W4298155039","https://openalex.org/W1999431223","https://openalex.org/W2043772124","https://openalex.org/W2801186172"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"a":[3,9,21,71,96],"low-cost":[4],"pipelined":[5],"architecture":[6,17,78,108,156,176],"based":[7],"on":[8],"hybrid":[10],"sorting":[11,29,34,69,113,122,172],"algorithm":[12],"is":[13,18,74,79],"proposed.":[14],"The":[15,31,76,101,174],"proposed":[16,77,107,134,155,175],"constructed":[19],"with":[20,95],"bitonic":[22,44],"sorter":[23,45],"and":[24,48,52,88,146,164],"several":[25],"cascaded":[26,66],"bidirectional":[27,32,67],"insertion":[28,33,68],"units.":[30],"unit":[35],"uses":[36],"the":[37,43,50,56,65,82,91,106,130,133,137,154,159,170,178],"segmented":[38,60],"sorted":[39,72,145],"subsequence":[40],"generated":[41],"by":[42,128,162,166],"as":[46],"input,":[47],"records":[49],"maximum":[51],"minimum":[53],"values":[54],"of":[55,132,182],"subsequence.":[57],"After":[58],"all":[59],"subsequences":[61],"are":[62],"processed":[63,152],"through":[64],"units,":[70],"sequence":[73],"obtained.":[75],"implemented":[80],"using":[81,90],"Verilog":[83],"hardware":[84,118,183],"description":[85],"language":[86],"(HDL)":[87],"synthesized":[89],"Synopsys":[92],"Design":[93],"Compiler":[94],"TSMC":[97],"90-nm":[98],"cell":[99],"library.":[100],"experimental":[102],"results":[103],"indicate":[104],"that":[105,139],"can":[109,124,157],"not":[110],"only":[111],"shorten":[112],"cycles":[114,123],"but":[115],"also":[116],"reduce":[117],"area":[119],"costs.":[120],"Moreover,":[121],"be":[125,144,151],"further":[126],"shortened":[127],"increasing":[129],"parallelism":[131],"architecture.":[135],"Under":[136],"configuration":[138],"2048":[140],"32-bit":[141],"data":[142,148],"to":[143,150,169],"16":[147],"have":[149],"simultaneously,":[153],"improve":[158],"throughput-to-gate-count":[160],"ratio":[161],"16%,":[163],"throughput-to-power-consumption-ratio":[165],"25%":[167],"compared":[168],"existing":[171],"design.":[173],"makes":[177],"most":[179],"efficient":[180],"use":[181],"resources.":[184]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}