{"id":"https://openalex.org/W4389919621","doi":"https://doi.org/10.1109/tcsi.2023.3340554","title":"LEAPS: Topological-Layout-Adaptable Multi-Die FPGA Placement for Super Long Line Minimization","display_name":"LEAPS: Topological-Layout-Adaptable Multi-Die FPGA Placement for Super Long Line Minimization","publication_year":2023,"publication_date":"2023-12-18","ids":{"openalex":"https://openalex.org/W4389919621","doi":"https://doi.org/10.1109/tcsi.2023.3340554"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2023.3340554","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2023.3340554","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000972803","display_name":"Zhixiong Di","orcid":"https://orcid.org/0000-0001-7323-5052"},"institutions":[{"id":"https://openalex.org/I4800084","display_name":"Southwest Jiaotong University","ror":"https://ror.org/00hn7w693","country_code":"CN","type":"education","lineage":["https://openalex.org/I4800084"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Zhixiong Di","raw_affiliation_strings":["School of Information Science and Technology, Southwest Jiaotong University, Chengdu, China"],"affiliations":[{"raw_affiliation_string":"School of Information Science and Technology, Southwest Jiaotong University, Chengdu, China","institution_ids":["https://openalex.org/I4800084"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108946771","display_name":"Runzhe Tao","orcid":null},"institutions":[{"id":"https://openalex.org/I4800084","display_name":"Southwest Jiaotong University","ror":"https://ror.org/00hn7w693","country_code":"CN","type":"education","lineage":["https://openalex.org/I4800084"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Runzhe Tao","raw_affiliation_strings":["School of Information Science and Technology, Southwest Jiaotong University, Chengdu, China"],"affiliations":[{"raw_affiliation_string":"School of Information Science and Technology, Southwest Jiaotong University, Chengdu, China","institution_ids":["https://openalex.org/I4800084"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042195167","display_name":"Jing Mai","orcid":"https://orcid.org/0000-0002-3787-1534"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jing Mai","raw_affiliation_strings":["School of Computer Science and the School of Integrated Circuits, Peking University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"School of Computer Science and the School of Integrated Circuits, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110367775","display_name":"Lin Chen","orcid":"https://orcid.org/0000-0002-3815-1758"},"institutions":[{"id":"https://openalex.org/I4800084","display_name":"Southwest Jiaotong University","ror":"https://ror.org/00hn7w693","country_code":"CN","type":"education","lineage":["https://openalex.org/I4800084"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lin Chen","raw_affiliation_strings":["School of Information Science and Technology, Southwest Jiaotong University, Chengdu, China"],"affiliations":[{"raw_affiliation_string":"School of Information Science and Technology, Southwest Jiaotong University, Chengdu, China","institution_ids":["https://openalex.org/I4800084"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000933188","display_name":"Yibo Lin","orcid":"https://orcid.org/0000-0002-0977-2774"},"institutions":[{"id":"https://openalex.org/I20231570","display_name":"Peking University","ror":"https://ror.org/02v51f717","country_code":"CN","type":"education","lineage":["https://openalex.org/I20231570"]},{"id":"https://openalex.org/I4210165198","display_name":"Beijing Advanced Sciences and Innovation Center","ror":"https://ror.org/05qm21180","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210165198"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yibo Lin","raw_affiliation_strings":["School of Integrated Circuits, Peking University, Beijing, China","Institute of Electronic Design Automation, Peking University, Wuxi, China","Beijing Advanced Innovation Center for Integrated Circuits, Beijing, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Peking University, Beijing, China","institution_ids":["https://openalex.org/I20231570"]},{"raw_affiliation_string":"Institute of Electronic Design Automation, Peking University, Wuxi, China","institution_ids":["https://openalex.org/I20231570"]},{"raw_affiliation_string":"Beijing Advanced Innovation Center for Integrated Circuits, Beijing, China","institution_ids":["https://openalex.org/I4210165198"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5000972803"],"corresponding_institution_ids":["https://openalex.org/I4800084"],"apc_list":null,"apc_paid":null,"fwci":0.9271,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.7528374,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":100},"biblio":{"volume":"71","issue":"3","first_page":"1259","last_page":"1272"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/leaps","display_name":"LEAPS","score":0.8476974964141846},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.6643427610397339},{"id":"https://openalex.org/keywords/die","display_name":"Die (integrated circuit)","score":0.6169664859771729},{"id":"https://openalex.org/keywords/line","display_name":"Line (geometry)","score":0.5436484217643738},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.503431499004364},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.48549774289131165},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.4840056598186493},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.46927061676979065},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3292927145957947},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.32248786091804504},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.26715773344039917},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.23501303791999817},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2133110761642456},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.10581400990486145},{"id":"https://openalex.org/keywords/geometry","display_name":"Geometry","score":0.08226117491722107}],"concepts":[{"id":"https://openalex.org/C2777705401","wikidata":"https://www.wikidata.org/wiki/Q6457570","display_name":"LEAPS","level":2,"score":0.8476974964141846},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.6643427610397339},{"id":"https://openalex.org/C111106434","wikidata":"https://www.wikidata.org/wiki/Q1072430","display_name":"Die (integrated circuit)","level":2,"score":0.6169664859771729},{"id":"https://openalex.org/C198352243","wikidata":"https://www.wikidata.org/wiki/Q37105","display_name":"Line (geometry)","level":2,"score":0.5436484217643738},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.503431499004364},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.48549774289131165},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.4840056598186493},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.46927061676979065},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3292927145957947},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.32248786091804504},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.26715773344039917},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.23501303791999817},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2133110761642456},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.10581400990486145},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.08226117491722107},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C106159729","wikidata":"https://www.wikidata.org/wiki/Q2294553","display_name":"Financial economics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2023.3340554","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2023.3340554","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G2781527179","display_name":null,"funder_award_id":"62034007","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G3390666806","display_name":null,"funder_award_id":"62374138","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1922167881","https://openalex.org/W1981519894","https://openalex.org/W1987995897","https://openalex.org/W2020461489","https://openalex.org/W2067856828","https://openalex.org/W2386615278","https://openalex.org/W2533722497","https://openalex.org/W2738078952","https://openalex.org/W2771551340","https://openalex.org/W2774510317","https://openalex.org/W2793619867","https://openalex.org/W2801898382","https://openalex.org/W2897282114","https://openalex.org/W2897505503","https://openalex.org/W2904995350","https://openalex.org/W2915733502","https://openalex.org/W2997112717","https://openalex.org/W3034996971","https://openalex.org/W3036696276","https://openalex.org/W3125127664","https://openalex.org/W4200068975","https://openalex.org/W4212918377","https://openalex.org/W4245688993","https://openalex.org/W4293023445","https://openalex.org/W4318256979","https://openalex.org/W4391183716"],"related_works":["https://openalex.org/W2492014775","https://openalex.org/W2381023742","https://openalex.org/W4403958025","https://openalex.org/W2373297822","https://openalex.org/W2371221548","https://openalex.org/W2388543165","https://openalex.org/W2533958670","https://openalex.org/W2741632929","https://openalex.org/W2977999572","https://openalex.org/W2100523581"],"abstract_inverted_index":{"Multi-die":[0],"FPGAs":[1,148],"are":[2,137],"crucial":[3],"components":[4],"in":[5,56,67,217,239,244,258],"modern":[6],"computing":[7],"systems,":[8],"particularly":[9],"for":[10,31,111,132,146,173],"high-performance":[11,142],"applications":[12],"such":[13,161],"as":[14,162],"artificial":[15],"intelligence":[16],"and":[17,69,114,126,165,187,206,220,242],"data":[18],"centers.":[19],"Super":[20],"long":[21],"lines":[22],"(SLLs)":[23],"provide":[24],"interconnections":[25],"between":[26],"super":[27],"logic":[28],"regions":[29],"(SLRs)":[30],"a":[32,36,123,141,170,248],"multi-die":[33,128,147,179],"FPGA":[34,129],"on":[35,76],"silicon":[37],"interposer.":[38],"They":[39],"have":[40],"significantly":[41],"higher":[42],"delay":[43],"compared":[44],"to":[45,50,65,87],"regular":[46],"interconnects,":[47],"which":[48],"need":[49],"be":[51],"minimized.":[52],"With":[53],"the":[54,59,78,103,109,151,182,196,213,226],"increase":[55],"design":[57,159],"complexity,":[58],"growth":[60],"of":[61,80,90,96,100,153,178,184,192,215,237],"SLLs":[62,81,101,154,219],"gives":[63],"rise":[64],"challenges":[66],"timing":[68],"power":[70],"closure.":[71],"Existing":[72],"placement":[73,105,130,144,198,202,208],"algorithms":[74],"focus":[75],"optimizing":[77],"number":[79,152],"but":[82],"often":[83],"face":[84],"limitations":[85,183],"due":[86],"specific":[88],"topologies":[89,177],"SLRs.":[91],"Furthermore,":[92],"they":[93],"fall":[94],"short":[95],"achieving":[97],"continuous":[98,190],"optimization":[99,191],"throughout":[102],"entire":[104],"process.":[106],"This":[107],"highlights":[108],"necessity":[110],"more":[112,174],"advanced":[113],"adaptable":[115,127],"solutions.":[116],"In":[117],"this":[118],"paper,":[119],"we":[120],"propose":[121],"LEAPS,":[122],"comprehensive,":[124],"systematic,":[125],"algorithm":[131,145],"SLL":[133,193,240],"minimization.":[134],"Our":[135],"contributions":[136],"threefold:":[138],"1)":[139],"proposing":[140],"global":[143,201],"that":[149],"optimizes":[150],"while":[155,246],"addressing":[156],"other":[157],"essential":[158],"constraints":[160],"wirelength,":[163],"routability,":[164],"clock":[166],"routing;":[167],"2)":[168],"introducing":[169],"versatile":[171],"method":[172],"complex":[175],"SLR":[176],"FPGAs,":[180],"surpassing":[181],"existing":[185],"approaches;":[186],"3)":[188],"executing":[189],"counts":[194,241],"across":[195],"whole":[197],"stages,":[199],"including":[200],"(GP),":[203],"legalization":[204],"(LG),":[205],"detailed":[207],"(DP).":[209],"Experimental":[210],"results":[211],"demonstrate":[212],"effectiveness":[214],"LEAPS":[216,232],"reducing":[218],"enhancing":[221],"circuit":[222],"performance.":[223],"Compared":[224],"with":[225],"most":[227],"recent":[228],"state-of-the-art":[229],"(SOTA)":[230],"method,":[231],"achieves":[233],"an":[234],"average":[235],"reduction":[236],"43.08%":[238],"9.99%":[243],"HPWL":[245],"exhibiting":[247],"notable":[249],"34.34":[250],"<inline-formula":[251],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[252],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[253],"<tex-math":[254],"notation=\"LaTeX\">$\\times$</tex-math>":[255],"</inline-formula>":[256],"improvement":[257],"runtime.":[259]},"counts_by_year":[{"year":2026,"cited_by_count":3},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2}],"updated_date":"2026-03-14T08:43:22.919905","created_date":"2025-10-10T00:00:00"}