{"id":"https://openalex.org/W4387886149","doi":"https://doi.org/10.1109/tcsi.2023.3323854","title":"Chua\u2019s Circuit With Tunable Nonlinearity Based on a Nonvolatile Memristor: Design and Realization","display_name":"Chua\u2019s Circuit With Tunable Nonlinearity Based on a Nonvolatile Memristor: Design and Realization","publication_year":2023,"publication_date":"2023-10-23","ids":{"openalex":"https://openalex.org/W4387886149","doi":"https://doi.org/10.1109/tcsi.2023.3323854"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2023.3323854","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcsi.2023.3323854","pdf_url":"https://ieeexplore.ieee.org/ielx7/8919/4358591/10289707.pdf","source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://ieeexplore.ieee.org/ielx7/8919/4358591/10289707.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103275760","display_name":"Manuel Escudero","orcid":"https://orcid.org/0000-0003-1323-4546"},"institutions":[{"id":"https://openalex.org/I4210165120","display_name":"Institute for Microelectronics and Microsystems","ror":"https://ror.org/05vk2g845","country_code":"IT","type":"facility","lineage":["https://openalex.org/I4210155236","https://openalex.org/I4210165120"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Manuel Escudero","raw_affiliation_strings":["Unit of Agrate Brianza, Agrate Brianza, CNR-IMM, Italy","CNR-IMM, Unit of Agrate Brianza, Agrate Brianza, Italy"],"affiliations":[{"raw_affiliation_string":"Unit of Agrate Brianza, Agrate Brianza, CNR-IMM, Italy","institution_ids":["https://openalex.org/I4210165120"]},{"raw_affiliation_string":"CNR-IMM, Unit of Agrate Brianza, Agrate Brianza, Italy","institution_ids":["https://openalex.org/I4210165120"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016618651","display_name":"Sabina Spiga","orcid":"https://orcid.org/0000-0001-7293-7503"},"institutions":[{"id":"https://openalex.org/I4210165120","display_name":"Institute for Microelectronics and Microsystems","ror":"https://ror.org/05vk2g845","country_code":"IT","type":"facility","lineage":["https://openalex.org/I4210155236","https://openalex.org/I4210165120"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Sabina Spiga","raw_affiliation_strings":["Unit of Agrate Brianza, Agrate Brianza, CNR-IMM, Italy","CNR-IMM, Unit of Agrate Brianza, Agrate Brianza, Italy"],"affiliations":[{"raw_affiliation_string":"Unit of Agrate Brianza, Agrate Brianza, CNR-IMM, Italy","institution_ids":["https://openalex.org/I4210165120"]},{"raw_affiliation_string":"CNR-IMM, Unit of Agrate Brianza, Agrate Brianza, Italy","institution_ids":["https://openalex.org/I4210165120"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080374992","display_name":"Mauro Di Marco","orcid":"https://orcid.org/0000-0002-0013-9112"},"institutions":[{"id":"https://openalex.org/I102064193","display_name":"University of Siena","ror":"https://ror.org/01tevnk56","country_code":"IT","type":"education","lineage":["https://openalex.org/I102064193"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Mauro Di Marco","raw_affiliation_strings":["Department of Information Engineering and Mathematics, University of Siena, Siena, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Information Engineering and Mathematics, University of Siena, Siena, Italy","institution_ids":["https://openalex.org/I102064193"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069809502","display_name":"Mauro Forti","orcid":"https://orcid.org/0000-0002-3970-7201"},"institutions":[{"id":"https://openalex.org/I102064193","display_name":"University of Siena","ror":"https://ror.org/01tevnk56","country_code":"IT","type":"education","lineage":["https://openalex.org/I102064193"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Mauro Forti","raw_affiliation_strings":["Department of Information Engineering and Mathematics, University of Siena, Siena, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Information Engineering and Mathematics, University of Siena, Siena, Italy","institution_ids":["https://openalex.org/I102064193"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078497169","display_name":"Giacomo Innocenti","orcid":"https://orcid.org/0000-0002-2110-826X"},"institutions":[{"id":"https://openalex.org/I45084792","display_name":"University of Florence","ror":"https://ror.org/04jr1s763","country_code":"IT","type":"education","lineage":["https://openalex.org/I45084792"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Giacomo Innocenti","raw_affiliation_strings":["Department of Systems and Informatics, University of Florence, Florence, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Systems and Informatics, University of Florence, Florence, Italy","institution_ids":["https://openalex.org/I45084792"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074942219","display_name":"A. Tesi","orcid":"https://orcid.org/0000-0002-0234-5999"},"institutions":[{"id":"https://openalex.org/I45084792","display_name":"University of Florence","ror":"https://ror.org/04jr1s763","country_code":"IT","type":"education","lineage":["https://openalex.org/I45084792"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Alberto Tesi","raw_affiliation_strings":["Department of Systems and Informatics, University of Florence, Florence, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Systems and Informatics, University of Florence, Florence, Italy","institution_ids":["https://openalex.org/I45084792"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016472360","display_name":"Fernando Corinto","orcid":"https://orcid.org/0000-0003-4431-5701"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Fernando Corinto","raw_affiliation_strings":["Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Telecommunications, Politecnico di Torino, Turin, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5079947140","display_name":"Stefano Brivio","orcid":"https://orcid.org/0000-0003-2386-7953"},"institutions":[{"id":"https://openalex.org/I4210165120","display_name":"Institute for Microelectronics and Microsystems","ror":"https://ror.org/05vk2g845","country_code":"IT","type":"facility","lineage":["https://openalex.org/I4210155236","https://openalex.org/I4210165120"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Stefano Brivio","raw_affiliation_strings":["Unit of Agrate Brianza, Agrate Brianza, CNR-IMM, Italy","CNR-IMM, Unit of Agrate Brianza, Agrate Brianza, Italy"],"affiliations":[{"raw_affiliation_string":"Unit of Agrate Brianza, Agrate Brianza, CNR-IMM, Italy","institution_ids":["https://openalex.org/I4210165120"]},{"raw_affiliation_string":"CNR-IMM, Unit of Agrate Brianza, Agrate Brianza, Italy","institution_ids":["https://openalex.org/I4210165120"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5103275760"],"corresponding_institution_ids":["https://openalex.org/I4210165120"],"apc_list":null,"apc_paid":null,"fwci":2.7371,"has_fulltext":true,"cited_by_count":21,"citation_normalized_percentile":{"value":0.90885401,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":100},"biblio":{"volume":"71","issue":"1","first_page":"62","last_page":"72"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12611","display_name":"Neural Networks and Reservoir Computing","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10581","display_name":"Neural dynamics and brain function","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2805","display_name":"Cognitive Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.8859834671020508},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.8202390670776367},{"id":"https://openalex.org/keywords/chuas-circuit","display_name":"Chua's circuit","score":0.6002070903778076},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5976266860961914},{"id":"https://openalex.org/keywords/nonlinear-system","display_name":"Nonlinear system","score":0.5148393511772156},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.491863489151001},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.469551146030426},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.43287795782089233},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.4241979122161865},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.40887176990509033},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.29763102531433105},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2542899250984192},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.17766287922859192},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.16527065634727478}],"concepts":[{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.8859834671020508},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.8202390670776367},{"id":"https://openalex.org/C2781300247","wikidata":"https://www.wikidata.org/wiki/Q258022","display_name":"Chua's circuit","level":3,"score":0.6002070903778076},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5976266860961914},{"id":"https://openalex.org/C158622935","wikidata":"https://www.wikidata.org/wiki/Q660848","display_name":"Nonlinear system","level":2,"score":0.5148393511772156},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.491863489151001},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.469551146030426},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.43287795782089233},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.4241979122161865},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.40887176990509033},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.29763102531433105},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2542899250984192},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.17766287922859192},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.16527065634727478},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/tcsi.2023.3323854","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcsi.2023.3323854","pdf_url":"https://ieeexplore.ieee.org/ielx7/8919/4358591/10289707.pdf","source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},{"id":"pmh:oai:usiena-air.unisi.it:11365/1256934","is_oa":true,"landing_page_url":"https://hdl.handle.net/11365/1256934","pdf_url":"https://usiena-air.unisi.it/bitstream/11365/1256934/2/Chuas_Circuit_With_Tunable_Nonlinearity_Based_on_a_Nonvolatile_Memristor_Design_and_Realization_compressed.pdf","source":{"id":"https://openalex.org/S4377196319","display_name":"Use Siena air (University of Siena)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I102064193","host_organization_name":"University of Siena","host_organization_lineage":["https://openalex.org/I102064193"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"},{"id":"pmh:oai:flore.unifi.it:2158/1346336","is_oa":true,"landing_page_url":"https://hdl.handle.net/2158/1346336","pdf_url":null,"source":{"id":"https://openalex.org/S4306402033","display_name":"Florence Research (University of Florence)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I45084792","host_organization_name":"University of Florence","host_organization_lineage":["https://openalex.org/I45084792"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"doi:10.1109/tcsi.2023.3323854","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcsi.2023.3323854","pdf_url":"https://ieeexplore.ieee.org/ielx7/8919/4358591/10289707.pdf","source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G3422143364","display_name":null,"funder_award_id":"PRIN 2017","funder_id":"https://openalex.org/F4320321873","funder_display_name":"Ministero dell\u2019Istruzione, dell\u2019Universit\u00e0 e della Ricerca"},{"id":"https://openalex.org/G4311106432","display_name":null,"funder_award_id":"PRIN 2017LSCR4K 002","funder_id":"https://openalex.org/F4320321873","funder_display_name":"Ministero dell\u2019Istruzione, dell\u2019Universit\u00e0 e della Ricerca"},{"id":"https://openalex.org/G6102258071","display_name":null,"funder_award_id":"2017LSCR4K 002","funder_id":"https://openalex.org/F4320321873","funder_display_name":"Ministero dell\u2019Istruzione, dell\u2019Universit\u00e0 e della Ricerca"},{"id":"https://openalex.org/G8091430692","display_name":null,"funder_award_id":"(MIUR)","funder_id":"https://openalex.org/F4320321873","funder_display_name":"Ministero dell\u2019Istruzione, dell\u2019Universit\u00e0 e della Ricerca"},{"id":"https://openalex.org/G94498359","display_name":null,"funder_award_id":"PRIN 2017LSCR4K","funder_id":"https://openalex.org/F4320321873","funder_display_name":"Ministero dell\u2019Istruzione, dell\u2019Universit\u00e0 e della Ricerca"}],"funders":[{"id":"https://openalex.org/F4320321873","display_name":"Ministero dell\u2019Istruzione, dell\u2019Universit\u00e0 e della Ricerca","ror":"https://ror.org/0166hxq48"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4387886149.pdf","grobid_xml":"https://content.openalex.org/works/W4387886149.grobid-xml"},"referenced_works_count":36,"referenced_works":["https://openalex.org/W1603535715","https://openalex.org/W1641127476","https://openalex.org/W1956138371","https://openalex.org/W1960307440","https://openalex.org/W1996907652","https://openalex.org/W2005383797","https://openalex.org/W2007089043","https://openalex.org/W2019061854","https://openalex.org/W2024914868","https://openalex.org/W2078907149","https://openalex.org/W2081024858","https://openalex.org/W2089051808","https://openalex.org/W2094114128","https://openalex.org/W2123501479","https://openalex.org/W2129538314","https://openalex.org/W2141071915","https://openalex.org/W2171987742","https://openalex.org/W2203342460","https://openalex.org/W2218044614","https://openalex.org/W2399958287","https://openalex.org/W2739411161","https://openalex.org/W2743455512","https://openalex.org/W2943756445","https://openalex.org/W2997883506","https://openalex.org/W3036550338","https://openalex.org/W3043129541","https://openalex.org/W3049461533","https://openalex.org/W3092344086","https://openalex.org/W4210665017","https://openalex.org/W4213100547","https://openalex.org/W4225417080","https://openalex.org/W4225585995","https://openalex.org/W4247151931","https://openalex.org/W4288389147","https://openalex.org/W4308089878","https://openalex.org/W4310244080"],"related_works":["https://openalex.org/W2015297467","https://openalex.org/W2105831835","https://openalex.org/W2035017065","https://openalex.org/W2094066961","https://openalex.org/W2285231005","https://openalex.org/W2323645878","https://openalex.org/W3049246456","https://openalex.org/W4241208885","https://openalex.org/W2159731583","https://openalex.org/W4242780158"],"abstract_inverted_index":{"Nonvolatile":[0],"memristive":[1,82,153],"devices":[2],"display":[3],"nonlinear":[4,57,87],"characteristics":[5],"suitable":[6],"for":[7,66,99,176,179],"implementing":[8],"circuits":[9],"exhibiting":[10],"oscillations":[11,116],"or":[12],"more":[13],"complex":[14,115],"dynamic":[15],"behaviors,":[16],"including":[17],"chaos.":[18],"However,":[19],"the":[20,53,64,67,86,91,94,100,118,127,133,151,169],"results":[21],"presented":[22],"in":[23,117],"related":[24],"works":[25],"are":[26],"mostly":[27],"limited":[28],"to":[29,48,96,113,155,167],"simulations":[30],"and":[31,93,131,162,172],"employing":[32],"ideal":[33],"memristor":[34,73,120],"models":[35],"whose":[36],"resistance":[37],"is":[38,45,77],"governed":[39],"by":[40,90,149],"a":[41,71,80,138,180],"charge-flux":[42],"relation":[43],"that":[44,84],"not":[46],"connected":[47],"real":[49,139],"devices,":[50],"thus":[51],"hindering":[52],"realization":[54],"of":[55,70,102,137],"such":[56],"oscillators.":[58],"In":[59],"this":[60],"work,":[61],"we":[62,124],"present":[63],"framework":[65],"physical":[68],"implementation":[69],"tunable":[72,119,134],"Chua\u2019s":[74,121],"circuit,":[75],"which":[76],"based":[78],"on":[79],"nonvolatile":[81,152],"device":[83,154,163,177],"provides":[85],"conductance":[88],"required":[89],"circuit":[92,128,142,182],"possibility":[95],"tune":[97],"it":[98],"purpose":[101],"selecting":[103],"among":[104],"different":[105,145,156],"oscillation":[106,146],"patterns.":[107],"We":[108],"first":[109],"establish":[110],"design":[111,160],"guidelines":[112,161],"guarantee":[114],"circuit.":[122],"Further,":[123],"physically":[125],"implement":[126],"after":[129],"characterizing":[130],"modeling":[132,164],"current-voltage":[135],"characteristic":[136],"device.":[140],"Our":[141],"successfully":[143],"generates":[144],"patterns":[147],"just":[148],"programming":[150],"states.":[157],"The":[158],"devised":[159],"were":[165],"used":[166],"extend":[168],"experimental":[170],"work":[171],"draw":[173],"further":[174],"requirements":[175],"properties":[178],"successful":[181],"implementation.":[183]},"counts_by_year":[{"year":2026,"cited_by_count":3},{"year":2025,"cited_by_count":10},{"year":2024,"cited_by_count":7},{"year":2023,"cited_by_count":1}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2023-10-24T00:00:00"}