{"id":"https://openalex.org/W4386702976","doi":"https://doi.org/10.1109/tcsi.2023.3310876","title":"A Proof-of-Concept of a Multiple-Cell Upsets Detection Method for SRAMs in Space Applications","display_name":"A Proof-of-Concept of a Multiple-Cell Upsets Detection Method for SRAMs in Space Applications","publication_year":2023,"publication_date":"2023-09-13","ids":{"openalex":"https://openalex.org/W4386702976","doi":"https://doi.org/10.1109/tcsi.2023.3310876"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2023.3310876","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/tcsi.2023.3310876","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5001630532","display_name":"Leonardo H. Brendler","orcid":"https://orcid.org/0000-0002-8055-9597"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]},{"id":"https://openalex.org/I15057530","display_name":"Universit\u00e9 de Bordeaux","ror":"https://ror.org/057qpr032","country_code":"FR","type":"education","lineage":["https://openalex.org/I15057530"]},{"id":"https://openalex.org/I4210157089","display_name":"Laboratoire de l'Int\u00e9gration du Mat\u00e9riau au Syst\u00e8me","ror":"https://ror.org/04nabhy78","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I15057530","https://openalex.org/I4210091158","https://openalex.org/I4210095849","https://openalex.org/I4210157089","https://openalex.org/I4210160189"]},{"id":"https://openalex.org/I4210160189","display_name":"Institut Polytechnique de Bordeaux","ror":"https://ror.org/054qv7y42","country_code":"FR","type":"education","lineage":["https://openalex.org/I4210160189"]}],"countries":["BR","FR"],"is_corresponding":true,"raw_author_name":"Leonardo H. Brendler","raw_affiliation_strings":["Instituto de Informática, Universidade Federal do Rio Grande do Sul—UFRGS (PGMicro), Porto Alegre, Brazil","IMS Laboratory, University of Bordeaux, Talence, France"],"affiliations":[{"raw_affiliation_string":"Instituto de Informática, Universidade Federal do Rio Grande do Sul—UFRGS (PGMicro), Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"IMS Laboratory, University of Bordeaux, Talence, France","institution_ids":["https://openalex.org/I4210157089","https://openalex.org/I4210160189","https://openalex.org/I15057530"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110758665","display_name":"H. Lapuyade","orcid":null},"institutions":[{"id":"https://openalex.org/I15057530","display_name":"Universit\u00e9 de Bordeaux","ror":"https://ror.org/057qpr032","country_code":"FR","type":"education","lineage":["https://openalex.org/I15057530"]},{"id":"https://openalex.org/I4210157089","display_name":"Laboratoire de l'Int\u00e9gration du Mat\u00e9riau au Syst\u00e8me","ror":"https://ror.org/04nabhy78","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I15057530","https://openalex.org/I4210091158","https://openalex.org/I4210095849","https://openalex.org/I4210157089","https://openalex.org/I4210160189"]},{"id":"https://openalex.org/I4210160189","display_name":"Institut Polytechnique de Bordeaux","ror":"https://ror.org/054qv7y42","country_code":"FR","type":"education","lineage":["https://openalex.org/I4210160189"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Herv\u00e9 Lapuyade","raw_affiliation_strings":["IMS Laboratory, University of Bordeaux, Talence, France"],"affiliations":[{"raw_affiliation_string":"IMS Laboratory, University of Bordeaux, Talence, France","institution_ids":["https://openalex.org/I4210157089","https://openalex.org/I4210160189","https://openalex.org/I15057530"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068662659","display_name":"Yann Deval","orcid":"https://orcid.org/0000-0002-7358-8904"},"institutions":[{"id":"https://openalex.org/I15057530","display_name":"Universit\u00e9 de Bordeaux","ror":"https://ror.org/057qpr032","country_code":"FR","type":"education","lineage":["https://openalex.org/I15057530"]},{"id":"https://openalex.org/I4210157089","display_name":"Laboratoire de l'Int\u00e9gration du Mat\u00e9riau au Syst\u00e8me","ror":"https://ror.org/04nabhy78","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I15057530","https://openalex.org/I4210091158","https://openalex.org/I4210095849","https://openalex.org/I4210157089","https://openalex.org/I4210160189"]},{"id":"https://openalex.org/I4210160189","display_name":"Institut Polytechnique de Bordeaux","ror":"https://ror.org/054qv7y42","country_code":"FR","type":"education","lineage":["https://openalex.org/I4210160189"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Yann Deval","raw_affiliation_strings":["IMS Laboratory, University of Bordeaux, Talence, France"],"affiliations":[{"raw_affiliation_string":"IMS Laboratory, University of Bordeaux, Talence, France","institution_ids":["https://openalex.org/I4210157089","https://openalex.org/I4210160189","https://openalex.org/I15057530"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034159169","display_name":"F. Darracq","orcid":null},"institutions":[{"id":"https://openalex.org/I15057530","display_name":"Universit\u00e9 de Bordeaux","ror":"https://ror.org/057qpr032","country_code":"FR","type":"education","lineage":["https://openalex.org/I15057530"]},{"id":"https://openalex.org/I4210157089","display_name":"Laboratoire de l'Int\u00e9gration du Mat\u00e9riau au Syst\u00e8me","ror":"https://ror.org/04nabhy78","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I15057530","https://openalex.org/I4210091158","https://openalex.org/I4210095849","https://openalex.org/I4210157089","https://openalex.org/I4210160189"]},{"id":"https://openalex.org/I4210160189","display_name":"Institut Polytechnique de Bordeaux","ror":"https://ror.org/054qv7y42","country_code":"FR","type":"education","lineage":["https://openalex.org/I4210160189"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Fr\u00e9d\u00e9ric Darracq","raw_affiliation_strings":["IMS Laboratory, University of Bordeaux, Talence, France"],"affiliations":[{"raw_affiliation_string":"IMS Laboratory, University of Bordeaux, Talence, France","institution_ids":["https://openalex.org/I4210157089","https://openalex.org/I4210160189","https://openalex.org/I15057530"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037480830","display_name":"Fr\u00e9d\u00e9ric Fauquet","orcid":"https://orcid.org/0000-0002-1651-6808"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Fr\u00e9d\u00e9ric Fauquet","raw_affiliation_strings":["Instituto de Informática, Universidade Federal do Rio Grande do Sul—UFRGS (PGMicro), Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"Instituto de Informática, Universidade Federal do Rio Grande do Sul—UFRGS (PGMicro), Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108043721","display_name":"Ricardo Reis","orcid":"https://orcid.org/0000-0001-5781-5858"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Ricardo Reis","raw_affiliation_strings":["Instituto de Informática, Universidade Federal do Rio Grande do Sul—UFRGS (PGMicro/PPGCC), Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"Instituto de Informática, Universidade Federal do Rio Grande do Sul—UFRGS (PGMicro/PPGCC), Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5090763602","display_name":"Fran\u00e7ois Rivet","orcid":"https://orcid.org/0000-0002-6003-4208"},"institutions":[{"id":"https://openalex.org/I15057530","display_name":"Universit\u00e9 de Bordeaux","ror":"https://ror.org/057qpr032","country_code":"FR","type":"education","lineage":["https://openalex.org/I15057530"]},{"id":"https://openalex.org/I4210157089","display_name":"Laboratoire de l'Int\u00e9gration du Mat\u00e9riau au Syst\u00e8me","ror":"https://ror.org/04nabhy78","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I15057530","https://openalex.org/I4210091158","https://openalex.org/I4210095849","https://openalex.org/I4210157089","https://openalex.org/I4210160189"]},{"id":"https://openalex.org/I4210160189","display_name":"Institut Polytechnique de Bordeaux","ror":"https://ror.org/054qv7y42","country_code":"FR","type":"education","lineage":["https://openalex.org/I4210160189"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Fran\u00e7ois Rivet","raw_affiliation_strings":["IMS Laboratory, University of Bordeaux, Talence, France"],"affiliations":[{"raw_affiliation_string":"IMS Laboratory, University of Bordeaux, Talence, France","institution_ids":["https://openalex.org/I4210157089","https://openalex.org/I4210160189","https://openalex.org/I15057530"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5001630532"],"corresponding_institution_ids":["https://openalex.org/I130442723","https://openalex.org/I15057530","https://openalex.org/I4210157089","https://openalex.org/I4210160189"],"apc_list":null,"apc_paid":null,"fwci":0.1316,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.44302275,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"70","issue":"12","first_page":"4877","last_page":"4887"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8135855197906494},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5892677307128906},{"id":"https://openalex.org/keywords/microcontroller","display_name":"Microcontroller","score":0.587830126285553},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5174065828323364},{"id":"https://openalex.org/keywords/detector","display_name":"Detector","score":0.5030028223991394},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.45716655254364014},{"id":"https://openalex.org/keywords/proof-of-concept","display_name":"Proof of concept","score":0.4499059319496155},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.43625518679618835},{"id":"https://openalex.org/keywords/memory-cell","display_name":"Memory cell","score":0.4136577844619751},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3973262310028076},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3668437898159027},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.28119874000549316},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2288278043270111},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.13591015338897705},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.12941047549247742},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07049652934074402},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.0648016631603241}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8135855197906494},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5892677307128906},{"id":"https://openalex.org/C173018170","wikidata":"https://www.wikidata.org/wiki/Q165678","display_name":"Microcontroller","level":2,"score":0.587830126285553},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5174065828323364},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.5030028223991394},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.45716655254364014},{"id":"https://openalex.org/C124978682","wikidata":"https://www.wikidata.org/wiki/Q1201019","display_name":"Proof of concept","level":2,"score":0.4499059319496155},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.43625518679618835},{"id":"https://openalex.org/C2776638159","wikidata":"https://www.wikidata.org/wiki/Q18343761","display_name":"Memory cell","level":4,"score":0.4136577844619751},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3973262310028076},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3668437898159027},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.28119874000549316},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2288278043270111},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.13591015338897705},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.12941047549247742},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07049652934074402},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0648016631603241}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/tcsi.2023.3310876","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/tcsi.2023.3310876","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},{"id":"pmh:oai:HAL:hal-04245512v1","is_oa":false,"landing_page_url":"https://hal.science/hal-04245512","pdf_url":null,"source":{"id":"https://openalex.org/S4406922466","display_name":"SPIRE - Sciences Po Institutional REpository","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers, 2023, pp.1-11. ⟨10.1109/tcsi.2023.3310876⟩","raw_type":"Journal articles"},{"id":"pmh:oai:oskar-bordeaux.fr:20.500.12278/184443","is_oa":false,"landing_page_url":"https://oskar-bordeaux.fr/handle/20.500.12278/184443","pdf_url":null,"source":{"id":"https://openalex.org/S4306402569","display_name":"Oskar-Bordeaux (Universite de Bordeaux)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"crossref","raw_type":"Article de revue"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W335201183","https://openalex.org/W1564617507","https://openalex.org/W2014548481","https://openalex.org/W2025338205","https://openalex.org/W2122954231","https://openalex.org/W2137975278","https://openalex.org/W2138815251","https://openalex.org/W2144309898","https://openalex.org/W2510158478","https://openalex.org/W2897369436","https://openalex.org/W2897553417","https://openalex.org/W2993768231","https://openalex.org/W3003557214","https://openalex.org/W3004939265","https://openalex.org/W3034301158","https://openalex.org/W3035315595","https://openalex.org/W3153512790","https://openalex.org/W3159287959","https://openalex.org/W3162498735","https://openalex.org/W3162523375","https://openalex.org/W3186382491","https://openalex.org/W3191703988","https://openalex.org/W4212798881","https://openalex.org/W4221121827","https://openalex.org/W4238780486","https://openalex.org/W4300835888","https://openalex.org/W6846610157"],"related_works":["https://openalex.org/W4316095964","https://openalex.org/W1972492614","https://openalex.org/W1504951709","https://openalex.org/W3202758229","https://openalex.org/W2112776829","https://openalex.org/W4323831463","https://openalex.org/W2372710105","https://openalex.org/W3196829893","https://openalex.org/W2550723781","https://openalex.org/W2241423040"],"abstract_inverted_index":{"This":[0],"work":[1],"details":[2],"a":[3,25,29,36,38,108,114],"new":[4],"way":[5],"to":[6,92,121],"deal":[7],"with":[8,28],"the":[9,43,49,71,75,87,93,96,103],"Multiple-Cell":[10],"Upsets":[11],"(MCU)":[12],"in":[13,48,83,113],"SRAM":[14],"memories":[15],"for":[16],"space":[17],"applications.":[18],"The":[19],"method":[20,104],"consists":[21],"of":[22,31,42,74,86,98,110],"spatially":[23],"interleaving":[24],"memory":[26,32,115],"plan":[27,116],"network":[30],"radiation":[33,44],"detectors.":[34],"As":[35],"proof-of-concept,":[37],"prototype":[39],"circuit":[40],"composed":[41],"detectors":[45],"was":[46],"manufactured":[47],"350":[50],"nm":[51],"CMOS":[52],"Process":[53],"Technology":[54],"and":[55,63,79,100],"tested":[56],"considering":[57],"two":[58],"methodologies:":[59],"electrically-induced":[60],"SEU/MCU":[61],"testing":[62],"SEE":[64],"laser":[65],"testing.":[66],"Silicon":[67],"measurement":[68],"results":[69],"confirm":[70],"correct":[72],"operation":[73],"circuit,":[76],"detecting":[77,111],"single":[78],"multiple":[80],"events":[81],"inserted":[82],"different":[84],"positions":[85],"evaluated":[88],"detection":[89,101],"plans.":[90],"According":[91],"ratio":[94],"between":[95],"number":[97],"data":[99],"cells,":[102],"proposed":[105],"can":[106,118],"provide":[107],"probability":[109],"MCUs":[112],"that":[117],"reach":[119],"close":[120],"100%.":[122]},"counts_by_year":[{"year":2023,"cited_by_count":1}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}