{"id":"https://openalex.org/W4386131896","doi":"https://doi.org/10.1109/tcsi.2023.3305604","title":"Enhanced Jitter Analysis and Minimization for Digital PLLs With Mid-Rise TDCs and its Impact on Output Phase Noise","display_name":"Enhanced Jitter Analysis and Minimization for Digital PLLs With Mid-Rise TDCs and its Impact on Output Phase Noise","publication_year":2023,"publication_date":"2023-08-24","ids":{"openalex":"https://openalex.org/W4386131896","doi":"https://doi.org/10.1109/tcsi.2023.3305604"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2023.3305604","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcsi.2023.3305604","pdf_url":"https://ieeexplore.ieee.org/ielx7/8919/4358591/10229968.pdf","source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://ieeexplore.ieee.org/ielx7/8919/4358591/10229968.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5058091721","display_name":"Xu Wang","orcid":"https://orcid.org/0000-0002-4849-7306"},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]}],"countries":["IE"],"is_corresponding":true,"raw_author_name":"Xu Wang","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Microelectronic Circuits Centre Ireland, University College Dublin, Dublin 4, Ireland","School of Electrical and Electronic Engineering, and the Microelectronic Circuits Centre Ireland, University College Dublin, Dublin 4, Ireland"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Microelectronic Circuits Centre Ireland, University College Dublin, Dublin 4, Ireland","institution_ids":["https://openalex.org/I100930933"]},{"raw_affiliation_string":"School of Electrical and Electronic Engineering, and the Microelectronic Circuits Centre Ireland, University College Dublin, Dublin 4, Ireland","institution_ids":["https://openalex.org/I100930933"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058028927","display_name":"Michael Peter Kennedy","orcid":"https://orcid.org/0000-0003-3242-1056"},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Michael Peter Kennedy","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Microelectronic Circuits Centre Ireland, University College Dublin, Dublin 4, Ireland","School of Electrical and Electronic Engineering, and the Microelectronic Circuits Centre Ireland, University College Dublin, Dublin 4, Ireland"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Microelectronic Circuits Centre Ireland, University College Dublin, Dublin 4, Ireland","institution_ids":["https://openalex.org/I100930933"]},{"raw_affiliation_string":"School of Electrical and Electronic Engineering, and the Microelectronic Circuits Centre Ireland, University College Dublin, Dublin 4, Ireland","institution_ids":["https://openalex.org/I100930933"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5058091721"],"corresponding_institution_ids":["https://openalex.org/I100930933"],"apc_list":null,"apc_paid":null,"fwci":1.6809,"has_fulltext":true,"cited_by_count":13,"citation_normalized_percentile":{"value":0.84231179,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":98},"biblio":{"volume":"70","issue":"12","first_page":"5124","last_page":"5137"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10232","display_name":"Optical Network Technologies","score":0.9926000237464905,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.9331327676773071},{"id":"https://openalex.org/keywords/time-to-digital-converter","display_name":"Time-to-digital converter","score":0.6706706285476685},{"id":"https://openalex.org/keywords/quantization","display_name":"Quantization (signal processing)","score":0.6125593185424805},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6002792119979858},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.5838682651519775},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.5305120348930359},{"id":"https://openalex.org/keywords/dpll-algorithm","display_name":"DPLL algorithm","score":0.5088213086128235},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.5055675506591797},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.4874544143676758},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4672092795372009},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.4367353618144989},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.25533750653266907},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15715378522872925},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10660773515701294}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.9331327676773071},{"id":"https://openalex.org/C99594498","wikidata":"https://www.wikidata.org/wiki/Q2434524","display_name":"Time-to-digital converter","level":4,"score":0.6706706285476685},{"id":"https://openalex.org/C28855332","wikidata":"https://www.wikidata.org/wiki/Q198099","display_name":"Quantization (signal processing)","level":2,"score":0.6125593185424805},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6002792119979858},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.5838682651519775},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.5305120348930359},{"id":"https://openalex.org/C143936061","wikidata":"https://www.wikidata.org/wiki/Q2030088","display_name":"DPLL algorithm","level":4,"score":0.5088213086128235},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.5055675506591797},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.4874544143676758},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4672092795372009},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.4367353618144989},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.25533750653266907},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15715378522872925},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10660773515701294},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2023.3305604","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcsi.2023.3305604","pdf_url":"https://ieeexplore.ieee.org/ielx7/8919/4358591/10229968.pdf","source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1109/tcsi.2023.3305604","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcsi.2023.3305604","pdf_url":"https://ieeexplore.ieee.org/ielx7/8919/4358591/10229968.pdf","source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"sustainable_development_goals":[{"score":0.5899999737739563,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G1578627687","display_name":null,"funder_award_id":"TC-2015-0019","funder_id":"https://openalex.org/F4320320834","funder_display_name":"Enterprise Ireland"},{"id":"https://openalex.org/G2604199617","display_name":null,"funder_award_id":"20/FFP-A/8371","funder_id":"https://openalex.org/F4320320847","funder_display_name":"Science Foundation Ireland"},{"id":"https://openalex.org/G3173289178","display_name":null,"funder_award_id":"20/FFP-A/8371","funder_id":"https://openalex.org/F4320320834","funder_display_name":"Enterprise Ireland"},{"id":"https://openalex.org/G7221891669","display_name":null,"funder_award_id":"(UCD)","funder_id":"https://openalex.org/F4320320858","funder_display_name":"University College Dublin"},{"id":"https://openalex.org/G856380500","display_name":null,"funder_award_id":"TC-2015-0019","funder_id":"https://openalex.org/F4320320847","funder_display_name":"Science Foundation Ireland"}],"funders":[{"id":"https://openalex.org/F4320320834","display_name":"Enterprise Ireland","ror":"https://ror.org/023z51242"},{"id":"https://openalex.org/F4320320846","display_name":"Royal Irish Academy","ror":"https://ror.org/019tbdj08"},{"id":"https://openalex.org/F4320320847","display_name":"Science Foundation Ireland","ror":"https://ror.org/0271asj38"},{"id":"https://openalex.org/F4320320858","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47"},{"id":"https://openalex.org/F4320320863","display_name":"University College Cork","ror":"https://ror.org/03265fv13"},{"id":"https://openalex.org/F4320320915","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4386131896.pdf","grobid_xml":"https://content.openalex.org/works/W4386131896.grobid-xml"},"referenced_works_count":22,"referenced_works":["https://openalex.org/W1512440898","https://openalex.org/W1590762561","https://openalex.org/W1596740232","https://openalex.org/W1997919089","https://openalex.org/W2008250178","https://openalex.org/W2033675564","https://openalex.org/W2036186630","https://openalex.org/W2057845030","https://openalex.org/W2113319198","https://openalex.org/W2151100180","https://openalex.org/W2154332266","https://openalex.org/W2163268258","https://openalex.org/W2317713607","https://openalex.org/W2476112607","https://openalex.org/W2599908957","https://openalex.org/W2889420974","https://openalex.org/W2996914186","https://openalex.org/W3154592321","https://openalex.org/W4205971914","https://openalex.org/W4226306444","https://openalex.org/W4385624795","https://openalex.org/W4385624837"],"related_works":["https://openalex.org/W1488060887","https://openalex.org/W2380467267","https://openalex.org/W1980525453","https://openalex.org/W2325206724","https://openalex.org/W2059960378","https://openalex.org/W2043945969","https://openalex.org/W4390099038","https://openalex.org/W2103754166","https://openalex.org/W2139484866","https://openalex.org/W2058003010"],"abstract_inverted_index":{"Bang-bang":[0],"digital":[1,74],"phase":[2,9,58,75],"locked":[3,76],"loops":[4,77],"(BBDPLL\u2019s)":[5],"use":[6],"a":[7,35,42,86,133],"binary":[8],"detector":[10],"(BPD)":[11],"to":[12,51,138,144],"limit":[13],"the":[14,23,47,53,66,106,109,116,140,154,158],"complexity":[15],"and":[16,20,57,69,132,143,160],"consumption":[17],"of":[18,22,65,72,99,102,108,130],"area":[19],"power":[21],"time-to-digital":[24],"converter":[25],"(TDC),":[26],"which":[27],"inevitably":[28],"introduces":[29],"more":[30,44],"quantization":[31],"errors":[32],"(QE\u2019s)":[33],"than":[34,46],"conventional":[36],"high-resolution":[37],"TDC.":[38],"Coarse-resolution":[39],"TDCs":[40],"with":[41,79,127],"few":[43],"bits":[45],"BPD":[48],"can":[49],"help":[50],"mitigate":[52,139],"TDC-induced":[54],"output":[55,70,110,147],"jitter":[56,92,103,142],"noise":[59],"(PN).":[60],"This":[61],"paper":[62],"derives":[63],"estimates":[64],"RMS":[67],"input":[68],"jitters":[71],"such":[73],"(DPLL\u2019s)":[78],"mid-rise":[80],"TDCs,":[81],"including":[82],"BBDPLLs,":[83],"based":[84],"on":[85,105],"multi-rate":[87],"discrete-time":[88],"model.":[89],"A":[90],"comprehensive":[91],"minimization":[93,104],"strategy":[94],"is":[95,113,151],"provided.":[96],"The":[97],"impact":[98],"this":[100],"type":[101],"enhancement":[107],"PN":[111,148],"performance":[112],"studied":[114],"for":[115],"first":[117],"time.":[118],"Behavioral":[119],"simulations":[120],"verify":[121],"our":[122],"analysis.":[123],"Finally,":[124],"we":[125],"conclude":[126],"design":[128,134],"rules":[129],"thumb":[131],"procedure":[135],"that":[136,150],"helps":[137],"system":[141],"achieve":[145],"an":[146],"spectrum":[149],"dominated":[152],"by":[153,157],"noises":[155],"contributed":[156],"reference":[159],"digitally":[161],"controlled":[162],"oscillator":[163],"(DCO).":[164]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":3}],"updated_date":"2026-04-10T15:06:20.359241","created_date":"2025-10-10T00:00:00"}