{"id":"https://openalex.org/W4385489572","doi":"https://doi.org/10.1109/tcsi.2023.3299009","title":"Generating Posit-Based Accelerators With High-Level Synthesis","display_name":"Generating Posit-Based Accelerators With High-Level Synthesis","publication_year":2023,"publication_date":"2023-08-02","ids":{"openalex":"https://openalex.org/W4385489572","doi":"https://doi.org/10.1109/tcsi.2023.3299009"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2023.3299009","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcsi.2023.3299009","pdf_url":"https://ieeexplore.ieee.org/ielx7/8919/4358591/10203011.pdf","source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"bronze","oa_url":"https://ieeexplore.ieee.org/ielx7/8919/4358591/10203011.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5062634471","display_name":"Ra\u00fal Murillo","orcid":"https://orcid.org/0000-0003-0204-0797"},"institutions":[{"id":"https://openalex.org/I121748325","display_name":"Universidad Complutense de Madrid","ror":"https://ror.org/02p0gd045","country_code":"ES","type":"education","lineage":["https://openalex.org/I121748325"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Raul Murillo","raw_affiliation_strings":["Department of Computer Architecture and Automation, Faculty of Physics, Complutense University of Madrid, Madrid, Spain"],"raw_orcid":"https://orcid.org/0000-0003-0204-0797","affiliations":[{"raw_affiliation_string":"Department of Computer Architecture and Automation, Faculty of Physics, Complutense University of Madrid, Madrid, Spain","institution_ids":["https://openalex.org/I121748325"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000493005","display_name":"Alberto A. Del Barrio","orcid":"https://orcid.org/0000-0002-6769-1200"},"institutions":[{"id":"https://openalex.org/I121748325","display_name":"Universidad Complutense de Madrid","ror":"https://ror.org/02p0gd045","country_code":"ES","type":"education","lineage":["https://openalex.org/I121748325"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Alberto A. Del Barrio","raw_affiliation_strings":["Department of Computer Architecture and Automation, Faculty of Computer Science, Complutense University of Madrid, Madrid, Spain"],"raw_orcid":"https://orcid.org/0000-0002-6769-1200","affiliations":[{"raw_affiliation_string":"Department of Computer Architecture and Automation, Faculty of Computer Science, Complutense University of Madrid, Madrid, Spain","institution_ids":["https://openalex.org/I121748325"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040019079","display_name":"Guillermo Botella","orcid":"https://orcid.org/0000-0002-0848-2636"},"institutions":[{"id":"https://openalex.org/I121748325","display_name":"Universidad Complutense de Madrid","ror":"https://ror.org/02p0gd045","country_code":"ES","type":"education","lineage":["https://openalex.org/I121748325"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Guillermo Botella","raw_affiliation_strings":["Department of Computer Architecture and Automation, Faculty of Computer Science, Complutense University of Madrid, Madrid, Spain"],"raw_orcid":"https://orcid.org/0000-0002-0848-2636","affiliations":[{"raw_affiliation_string":"Department of Computer Architecture and Automation, Faculty of Computer Science, Complutense University of Madrid, Madrid, Spain","institution_ids":["https://openalex.org/I121748325"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072400487","display_name":"Christian Pilato","orcid":"https://orcid.org/0000-0001-9315-1788"},"institutions":[{"id":"https://openalex.org/I93860229","display_name":"Politecnico di Milano","ror":"https://ror.org/01nffqt88","country_code":"IT","type":"education","lineage":["https://openalex.org/I93860229"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Christian Pilato","raw_affiliation_strings":["Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy"],"raw_orcid":"https://orcid.org/0000-0001-9315-1788","affiliations":[{"raw_affiliation_string":"Dipartimento di Elettronica, Informazione e Bioingegneria, Politecnico di Milano, Milan, Italy","institution_ids":["https://openalex.org/I93860229"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.9956,"has_fulltext":true,"cited_by_count":12,"citation_normalized_percentile":{"value":0.72732881,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"70","issue":"10","first_page":"4040","last_page":"4052"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7154343128204346},{"id":"https://openalex.org/keywords/notation","display_name":"Notation","score":0.6837950944900513},{"id":"https://openalex.org/keywords/floating-point","display_name":"Floating point","score":0.6290284991264343},{"id":"https://openalex.org/keywords/point","display_name":"Point (geometry)","score":0.6073243618011475},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.6044532060623169},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5231308341026306},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5156115889549255},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.501650333404541},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.44109266996383667},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.33717262744903564},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3364545404911041},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2556834816932678},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.21800321340560913},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.21507707238197327},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.1359097957611084},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.13366249203681946}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7154343128204346},{"id":"https://openalex.org/C45357846","wikidata":"https://www.wikidata.org/wiki/Q2001982","display_name":"Notation","level":2,"score":0.6837950944900513},{"id":"https://openalex.org/C84211073","wikidata":"https://www.wikidata.org/wiki/Q117879","display_name":"Floating point","level":2,"score":0.6290284991264343},{"id":"https://openalex.org/C28719098","wikidata":"https://www.wikidata.org/wiki/Q44946","display_name":"Point (geometry)","level":2,"score":0.6073243618011475},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.6044532060623169},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5231308341026306},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5156115889549255},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.501650333404541},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.44109266996383667},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.33717262744903564},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3364545404911041},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2556834816932678},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.21800321340560913},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.21507707238197327},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.1359097957611084},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13366249203681946},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcsi.2023.3299009","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcsi.2023.3299009","pdf_url":"https://ieeexplore.ieee.org/ielx7/8919/4358591/10203011.pdf","source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},{"id":"pmh:oai:re.public.polimi.it:11311/1249629","is_oa":true,"landing_page_url":"https://hdl.handle.net/11311/1249629","pdf_url":"https://re.public.polimi.it/bitstream/11311/1249629/1/_TCAS_I__Posit_accelerators.pdf","source":{"id":"https://openalex.org/S4306400312","display_name":"Virtual Community of Pathological Anatomy (University of Castilla La Mancha)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I79189158","host_organization_name":"University of Castilla-La Mancha","host_organization_lineage":["https://openalex.org/I79189158"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"doi:10.1109/tcsi.2023.3299009","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcsi.2023.3299009","pdf_url":"https://ieeexplore.ieee.org/ielx7/8919/4358591/10203011.pdf","source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G1072132209","display_name":null,"funder_award_id":"PID2021-123041OB-I00","funder_id":"https://openalex.org/F4320335322","funder_display_name":"European Regional Development Fund"},{"id":"https://openalex.org/G1483084961","display_name":null,"funder_award_id":"PR2003_20/01","funder_id":"https://openalex.org/F4320323113","funder_display_name":"Banco Bilbao Vizcaya Argentaria"},{"id":"https://openalex.org/G1622782223","display_name":null,"funder_award_id":"MCIN/AEI/10","funder_id":"https://openalex.org/F4320335322","funder_display_name":"European Regional Development Fund"},{"id":"https://openalex.org/G2262748287","display_name":null,"funder_award_id":"501100011033","funder_id":"https://openalex.org/F4320335598","funder_display_name":"Agencia Estatal de Investigaci\u00f3n"},{"id":"https://openalex.org/G3480869486","display_name":null,"funder_award_id":"13039","funder_id":"https://openalex.org/F4320335598","funder_display_name":"Agencia Estatal de Investigaci\u00f3n"},{"id":"https://openalex.org/G3484674056","display_name":null,"funder_award_id":"PR2003 20/01","funder_id":"https://openalex.org/F4320309764","funder_display_name":"Fundaci\u00f3n BBVA"},{"id":"https://openalex.org/G3855998773","display_name":null,"funder_award_id":"S2018/TCS-4423","funder_id":"https://openalex.org/F4320335322","funder_display_name":"European Regional Development Fund"},{"id":"https://openalex.org/G5080475149","display_name":null,"funder_award_id":"10.13039","funder_id":"https://openalex.org/F4320335598","funder_display_name":"Agencia Estatal de Investigaci\u00f3n"},{"id":"https://openalex.org/G5967599077","display_name":null,"funder_award_id":"501100011033","funder_id":"https://openalex.org/F4320335322","funder_display_name":"European Regional Development Fund"},{"id":"https://openalex.org/G7084143925","display_name":null,"funder_award_id":"AEI/10","funder_id":"https://openalex.org/F4320335598","funder_display_name":"Agencia Estatal de Investigaci\u00f3n"}],"funders":[{"id":"https://openalex.org/F4320309764","display_name":"Fundaci\u00f3n BBVA","ror":"https://ror.org/01jzs3b90"},{"id":"https://openalex.org/F4320323113","display_name":"Banco Bilbao Vizcaya Argentaria","ror":"https://ror.org/0537dnd74"},{"id":"https://openalex.org/F4320335322","display_name":"European Regional Development Fund","ror":"https://ror.org/00k4n6c32"},{"id":"https://openalex.org/F4320335598","display_name":"Agencia Estatal de Investigaci\u00f3n","ror":null}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4385489572.pdf","grobid_xml":"https://content.openalex.org/works/W4385489572.grobid-xml"},"referenced_works_count":39,"referenced_works":["https://openalex.org/W1970032753","https://openalex.org/W1995207020","https://openalex.org/W2030898836","https://openalex.org/W2115245846","https://openalex.org/W2171318521","https://openalex.org/W2296236528","https://openalex.org/W2347156424","https://openalex.org/W2482246557","https://openalex.org/W2734572653","https://openalex.org/W2743322459","https://openalex.org/W2783444794","https://openalex.org/W2889384732","https://openalex.org/W2904622547","https://openalex.org/W2912012512","https://openalex.org/W2951163580","https://openalex.org/W2955474694","https://openalex.org/W2963974650","https://openalex.org/W3011681010","https://openalex.org/W3022461635","https://openalex.org/W3035792641","https://openalex.org/W3081627712","https://openalex.org/W3086919982","https://openalex.org/W3090047463","https://openalex.org/W3116643785","https://openalex.org/W3132871777","https://openalex.org/W3164217046","https://openalex.org/W3196851536","https://openalex.org/W3211238175","https://openalex.org/W3212867926","https://openalex.org/W4200429237","https://openalex.org/W4225568005","https://openalex.org/W4233996382","https://openalex.org/W4285194636","https://openalex.org/W4285200511","https://openalex.org/W4285264221","https://openalex.org/W4285307024","https://openalex.org/W4286656557","https://openalex.org/W4387250563","https://openalex.org/W6742278618"],"related_works":["https://openalex.org/W4245068234","https://openalex.org/W4255129386","https://openalex.org/W2025161972","https://openalex.org/W1978352992","https://openalex.org/W1988006935","https://openalex.org/W2119414612","https://openalex.org/W2268486090","https://openalex.org/W2949543509","https://openalex.org/W4313484792","https://openalex.org/W4282568311"],"abstract_inverted_index":{"Recently,":[0],"the":[1,28,40,47,52,63,77,102,135,139,143,161,166,170,179],"posit":[2,48,73,108,157],"number":[3],"system":[4],"has":[5],"demonstrated":[6],"a":[7,67,152],"higher":[8,98],"accuracy":[9,99],"over":[10],"standard":[11,124],"floating-point":[12,79,94,125,172,201],"arithmetic":[13,33,109],"for":[14,25,31],"many":[15],"scientific":[16],"applications.":[17],"However,":[18],"when":[19,100,120,178],"it":[20],"comes":[21],"to":[22,122,133,182],"implementing":[23],"accelerators":[24],"these":[26],"applications,":[27],"tool":[29],"support":[30,199],"this":[32,43,147],"format":[34],"is":[35,176],"still":[36,190],"missing,":[37],"especially":[38],"during":[39],"step.":[41],"In":[42],"paper,":[44],"we":[45,60],"incorporate":[46],"data":[49,187],"type":[50],"into":[51],"high-level":[53,193],"synthesis":[54,194],"(HLS)":[55,195],"design":[56],"process,":[57],"so":[58],"that":[59,155,197],"can":[61,110],"generate":[62],"implementation":[64],"directly":[65],"from":[66],"given":[68],"behavioral":[69],"specification,":[70],"but":[71,189],"using":[72,101,107,123],"numbers":[74,158],"instead":[75],"of":[76,118,138,146],"classical":[78],"notations.":[80,202],"Our":[81,127],"evaluations":[82],"show":[83],"that,":[84],"even":[85],"if":[86],"posit-based":[87],"circuits":[88],"require":[89],"more":[90],"area":[91],"than":[92],"their":[93],"counterparts,":[95],"they":[96],"offer":[97],"same":[103],"bitwidth.":[104],"For":[105],"example,":[106],"reduce":[111],"computation":[112],"errors":[113],"by":[114],"about":[115],"two":[116],"orders":[117],"magnitude":[119],"compared":[121],"numbers.":[126],"approach":[128],"also":[129,150],"includes":[130],"an":[131],"alternative":[132],"mitigate":[134],"high":[136],"overheads":[137],"posits":[140],"and":[141,186],"broadening":[142],"potential":[144],"use":[145,191],"format.":[148],"We":[149],"propose":[151],"hybrid":[153],"scheme":[154],"uses":[156],"only":[159,198],"in":[160,169],"private":[162],"local":[163,184],"memory,":[164],"while":[165],"accelerator":[167],"operates":[168],"classic":[171],"notation.":[173],"This":[174],"solution":[175],"useful":[177],"designers":[180],"want":[181],"optimize":[183],"memories":[185],"transfers,":[188],"legacy":[192],"tools":[196],"traditional":[200]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":6},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":1}],"updated_date":"2026-08-01T09:00:35.917206","created_date":"2025-10-10T00:00:00"}