{"id":"https://openalex.org/W4383750590","doi":"https://doi.org/10.1109/tcsi.2023.3289256","title":"A 44-\u03bcW, 91.3-dB SNDR DT \u0394 \u03a3 Modulator With Second-Order Noise-Shaping SAR Quantizer","display_name":"A 44-\u03bcW, 91.3-dB SNDR DT \u0394 \u03a3 Modulator With Second-Order Noise-Shaping SAR Quantizer","publication_year":2023,"publication_date":"2023-07-10","ids":{"openalex":"https://openalex.org/W4383750590","doi":"https://doi.org/10.1109/tcsi.2023.3289256"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2023.3289256","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2023.3289256","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103155500","display_name":"Ling Wang","orcid":"https://orcid.org/0000-0003-0421-7322"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Ling Wang","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Microelectronics, Xidian University, Xi&#x2019;an, China"],"affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Microelectronics, Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100635138","display_name":"Shubin Liu","orcid":"https://orcid.org/0000-0002-9942-0069"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shubin Liu","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Microelectronics, Xidian University, Xi&#x2019;an, China"],"affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Microelectronics, Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100732248","display_name":"Yanbo Zhang","orcid":"https://orcid.org/0000-0002-7627-488X"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yanbo Zhang","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Microelectronics, Xidian University, Xi&#x2019;an, China"],"affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Microelectronics, Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065838718","display_name":"Longjie Zhong","orcid":"https://orcid.org/0000-0002-5707-5869"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Longjie Zhong","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Microelectronics, Xidian University, Xi&#x2019;an, China"],"affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Microelectronics, Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039575274","display_name":"Zhangming Zhu","orcid":"https://orcid.org/0000-0002-7764-1928"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhangming Zhu","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Microelectronics, Xidian University, Xi&#x2019;an, China"],"affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems (Ministry of Education), School of Microelectronics, Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5103155500"],"corresponding_institution_ids":["https://openalex.org/I149594827"],"apc_list":null,"apc_paid":null,"fwci":1.239,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.77061778,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":"70","issue":"9","first_page":"3575","last_page":"3583"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/oversampling","display_name":"Oversampling","score":0.8280184864997864},{"id":"https://openalex.org/keywords/delta-sigma-modulation","display_name":"Delta-sigma modulation","score":0.7296945452690125},{"id":"https://openalex.org/keywords/finite-impulse-response","display_name":"Finite impulse response","score":0.5751550793647766},{"id":"https://openalex.org/keywords/figure-of-merit","display_name":"Figure of merit","score":0.5463921427726746},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5296164751052856},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4647044241428375},{"id":"https://openalex.org/keywords/noise-shaping","display_name":"Noise shaping","score":0.4362654983997345},{"id":"https://openalex.org/keywords/transfer-function","display_name":"Transfer function","score":0.4241541028022766},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.39200836420059204},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.3649598956108093},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3320607841014862},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.32893139123916626},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2789430022239685},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.0878821611404419}],"concepts":[{"id":"https://openalex.org/C197323446","wikidata":"https://www.wikidata.org/wiki/Q331222","display_name":"Oversampling","level":3,"score":0.8280184864997864},{"id":"https://openalex.org/C68754193","wikidata":"https://www.wikidata.org/wiki/Q1184820","display_name":"Delta-sigma modulation","level":3,"score":0.7296945452690125},{"id":"https://openalex.org/C198386975","wikidata":"https://www.wikidata.org/wiki/Q117785","display_name":"Finite impulse response","level":2,"score":0.5751550793647766},{"id":"https://openalex.org/C130277099","wikidata":"https://www.wikidata.org/wiki/Q3676605","display_name":"Figure of merit","level":2,"score":0.5463921427726746},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5296164751052856},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4647044241428375},{"id":"https://openalex.org/C9083635","wikidata":"https://www.wikidata.org/wiki/Q2133535","display_name":"Noise shaping","level":2,"score":0.4362654983997345},{"id":"https://openalex.org/C81299745","wikidata":"https://www.wikidata.org/wiki/Q334269","display_name":"Transfer function","level":2,"score":0.4241541028022766},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.39200836420059204},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.3649598956108093},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3320607841014862},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.32893139123916626},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2789430022239685},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.0878821611404419}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2023.3289256","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2023.3289256","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.47999998927116394,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G2320218852","display_name":null,"funder_award_id":"62021004","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G7198217110","display_name":null,"funder_award_id":"62022065","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G7234679820","display_name":null,"funder_award_id":"92164301","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1509148781","https://openalex.org/W1983491053","https://openalex.org/W1989779125","https://openalex.org/W2118169469","https://openalex.org/W2138536318","https://openalex.org/W2151785973","https://openalex.org/W2307196925","https://openalex.org/W2522828564","https://openalex.org/W2536039910","https://openalex.org/W2607531354","https://openalex.org/W2896117359","https://openalex.org/W2901171969","https://openalex.org/W2979467914","https://openalex.org/W3083977280","https://openalex.org/W3086509224","https://openalex.org/W3118295785","https://openalex.org/W3149494637","https://openalex.org/W3163307621","https://openalex.org/W3173285801","https://openalex.org/W3192026518","https://openalex.org/W3200694816","https://openalex.org/W4205751875","https://openalex.org/W4285172723"],"related_works":["https://openalex.org/W2421111280","https://openalex.org/W2601368767","https://openalex.org/W2170102475","https://openalex.org/W1517311599","https://openalex.org/W2108164987","https://openalex.org/W2154694501","https://openalex.org/W2129293548","https://openalex.org/W2087919622","https://openalex.org/W1580014081","https://openalex.org/W2168458874"],"abstract_inverted_index":{"This":[0],"article":[1],"presents":[2],"a":[3,11,30,45,78,98,103,111,122],"single-loop":[4],"third-order":[5],"discrete-time":[6],"delta-sigma":[7],"modulator":[8],"(DTDSM)":[9],"with":[10,121],"4-bit":[12],"second-order":[13],"noise":[14,26],"shaping":[15],"successive":[16],"approximation":[17],"register":[18],"(NS":[19],"SAR)":[20],"quantizer.":[21],"To":[22],"realize":[23],"an":[24,56,131],"aggressive":[25],"transfer":[27],"function":[28],"(NTF),":[29],"novel":[31],"Finite":[32],"Impulse":[33],"Response":[34],"(FIR)":[35],"filter":[36,64],"is":[37,65],"embedded":[38],"in":[39,77],"the":[40,61,83],"NS":[41],"SAR.":[42],"As":[43],"employing":[44],"flipped":[46],"voltage":[47,101],"follower":[48],"(FVF),":[49],"which":[50],"offers":[51],"unity":[52],"gain":[53],"instead":[54],"of":[55,106,115,118,127,135],"open":[57],"loop":[58],"dynamic":[59],"amplifier,":[60],"proposed":[62],"FIR":[63],"sharp":[66],"and":[67,72,102,124],"insensitive":[68],"to":[69],"process,":[70],"voltage,":[71],"temperature":[73],"(PVT)":[74],"variation.":[75],"Fabricated":[76],"65-nm":[79],"1P9M":[80],"CMOS":[81],"technology,":[82],"prototype":[84],"DTDSM":[85],"consumes":[86],"<inline-formula":[87],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[88],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[89],"<tex-math":[90],"notation=\"LaTeX\">$44":[91],"\\mu":[92],"\\text{W}$":[93],"</tex-math></inline-formula>":[94],"when":[95],"operating":[96],"at":[97,130],"1.2-V":[99],"supply":[100],"sampling":[104],"rate":[105],"2.4":[107],"MS/s.":[108],"It":[109],"achieves":[110],"peak":[112],"Schreier":[113],"figure":[114],"merit":[116],"(FoM)":[117],"177.9":[119],"dB":[120,129],"signal-to-noise":[123],"distortion-ratio":[125],"(SNDR)":[126],"91.3":[128],"oversampling":[132],"ratio":[133],"(OSR)":[134],"64.":[136]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}