{"id":"https://openalex.org/W4380904165","doi":"https://doi.org/10.1109/tcsi.2023.3284898","title":"A 7-bit 3.8-GS/s 2-Way Time-Interleaved 4-bit/Cycle SAR ADC 16\u00d7 Time-Domain Interpolation in 28-nm CMOS","display_name":"A 7-bit 3.8-GS/s 2-Way Time-Interleaved 4-bit/Cycle SAR ADC 16\u00d7 Time-Domain Interpolation in 28-nm CMOS","publication_year":2023,"publication_date":"2023-06-16","ids":{"openalex":"https://openalex.org/W4380904165","doi":"https://doi.org/10.1109/tcsi.2023.3284898"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2023.3284898","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2023.3284898","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021772164","display_name":"Dengquan Li","orcid":"https://orcid.org/0000-0002-9913-4644"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Dengquan Li","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems, Ministry of Education, School of Microelectronics, Xidian University, Xi’an, China"],"raw_orcid":"https://orcid.org/0000-0002-9913-4644","affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems, Ministry of Education, School of Microelectronics, Xidian University, Xi’an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074998028","display_name":"Xin Zhao","orcid":"https://orcid.org/0000-0001-8932-6055"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xin Zhao","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems, Ministry of Education, School of Microelectronics, Xidian University, Xi’an, China"],"raw_orcid":"https://orcid.org/0000-0001-8932-6055","affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems, Ministry of Education, School of Microelectronics, Xidian University, Xi’an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029781634","display_name":"Yi Shen","orcid":"https://orcid.org/0000-0002-2586-3772"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yi Shen","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems, Ministry of Education, School of Microelectronics, Xidian University, Xi’an, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems, Ministry of Education, School of Microelectronics, Xidian University, Xi’an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100635138","display_name":"Shubin Liu","orcid":"https://orcid.org/0000-0002-9942-0069"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shubin Liu","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems, Ministry of Education, School of Microelectronics, Xidian University, Xi’an, China"],"raw_orcid":"https://orcid.org/0000-0002-9942-0069","affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems, Ministry of Education, School of Microelectronics, Xidian University, Xi’an, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039575274","display_name":"Zhangming Zhu","orcid":"https://orcid.org/0000-0002-7764-1928"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhangming Zhu","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems, Ministry of Education, School of Microelectronics, Xidian University, Xi’an, China"],"raw_orcid":"https://orcid.org/0000-0002-7764-1928","affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems, Ministry of Education, School of Microelectronics, Xidian University, Xi’an, China","institution_ids":["https://openalex.org/I149594827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I149594827"],"apc_list":null,"apc_paid":null,"fwci":2.088,"has_fulltext":false,"cited_by_count":26,"citation_normalized_percentile":{"value":0.87029385,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":99},"biblio":{"volume":"70","issue":"9","first_page":"3557","last_page":"3566"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spurious-free-dynamic-range","display_name":"Spurious-free dynamic range","score":0.7620561122894287},{"id":"https://openalex.org/keywords/successive-approximation-adc","display_name":"Successive approximation ADC","score":0.753756046295166},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6398910284042358},{"id":"https://openalex.org/keywords/12-bit","display_name":"12-bit","score":0.5624330043792725},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5517982840538025},{"id":"https://openalex.org/keywords/time-domain","display_name":"Time domain","score":0.46726149320602417},{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.45622947812080383},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4557497203350067},{"id":"https://openalex.org/keywords/8-bit","display_name":"8-bit","score":0.45460858941078186},{"id":"https://openalex.org/keywords/interpolation","display_name":"Interpolation (computer graphics)","score":0.43815991282463074},{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.43786904215812683},{"id":"https://openalex.org/keywords/dynamic-range","display_name":"Dynamic range","score":0.414616197347641},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4113815128803253},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.41078490018844604},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2808414697647095},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.27016666531562805},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10309451818466187}],"concepts":[{"id":"https://openalex.org/C119293636","wikidata":"https://www.wikidata.org/wiki/Q657480","display_name":"Spurious-free dynamic range","level":3,"score":0.7620561122894287},{"id":"https://openalex.org/C60154766","wikidata":"https://www.wikidata.org/wiki/Q2650458","display_name":"Successive approximation ADC","level":4,"score":0.753756046295166},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6398910284042358},{"id":"https://openalex.org/C2776310492","wikidata":"https://www.wikidata.org/wiki/Q3271420","display_name":"12-bit","level":3,"score":0.5624330043792725},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5517982840538025},{"id":"https://openalex.org/C103824480","wikidata":"https://www.wikidata.org/wiki/Q185889","display_name":"Time domain","level":2,"score":0.46726149320602417},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.45622947812080383},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4557497203350067},{"id":"https://openalex.org/C187919765","wikidata":"https://www.wikidata.org/wiki/Q270159","display_name":"8-bit","level":2,"score":0.45460858941078186},{"id":"https://openalex.org/C137800194","wikidata":"https://www.wikidata.org/wiki/Q11713455","display_name":"Interpolation (computer graphics)","level":3,"score":0.43815991282463074},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.43786904215812683},{"id":"https://openalex.org/C87133666","wikidata":"https://www.wikidata.org/wiki/Q1161699","display_name":"Dynamic range","level":2,"score":0.414616197347641},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4113815128803253},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.41078490018844604},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2808414697647095},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.27016666531562805},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10309451818466187},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2023.3284898","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2023.3284898","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.41999998688697815,"id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G1770443930","display_name":null,"funder_award_id":"62274129","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G2320218852","display_name":null,"funder_award_id":"62021004","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G4113703957","display_name":null,"funder_award_id":"62090042","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":37,"referenced_works":["https://openalex.org/W1968315717","https://openalex.org/W1986817445","https://openalex.org/W2049430882","https://openalex.org/W2057996228","https://openalex.org/W2076110738","https://openalex.org/W2086856502","https://openalex.org/W2096746219","https://openalex.org/W2110148769","https://openalex.org/W2127245440","https://openalex.org/W2147723118","https://openalex.org/W2286453822","https://openalex.org/W2342426112","https://openalex.org/W2408182051","https://openalex.org/W2580715839","https://openalex.org/W2772200284","https://openalex.org/W2785229656","https://openalex.org/W2801373858","https://openalex.org/W2802993124","https://openalex.org/W2895383535","https://openalex.org/W2922529696","https://openalex.org/W2941115622","https://openalex.org/W2964782680","https://openalex.org/W2984632578","https://openalex.org/W3021649129","https://openalex.org/W3047472356","https://openalex.org/W3048442933","https://openalex.org/W3088502779","https://openalex.org/W3092218596","https://openalex.org/W3116426759","https://openalex.org/W3199673394","https://openalex.org/W3216489024","https://openalex.org/W4226118297","https://openalex.org/W4285507481","https://openalex.org/W4291653258","https://openalex.org/W6663115924","https://openalex.org/W6760638480","https://openalex.org/W6766670862"],"related_works":["https://openalex.org/W1510940175","https://openalex.org/W3116897448","https://openalex.org/W3160085098","https://openalex.org/W2999631942","https://openalex.org/W2138923007","https://openalex.org/W2606618360","https://openalex.org/W4386730006","https://openalex.org/W2899600101","https://openalex.org/W2903942515","https://openalex.org/W65293125"],"abstract_inverted_index":{"This":[0,40],"article":[1],"presents":[2],"a":[3,104,120,131],"high-speed":[4],"time-domain":[5],"(TD)":[6],"4-bit/cycle":[7],"successive":[8],"approximation":[9],"register":[10],"(SAR)":[11],"analog-to-digital":[12],"converter":[13,28],"(ADC).":[14],"After":[15],"converting":[16],"the":[17,21,24,44,78,95,101,134,159],"voltage":[18],"input":[19,67],"to":[20,57,93],"time":[22],"domain,":[23],"compact":[25],"interpolation-based":[26],"time-to-digital":[27],"(TDC)":[29],"resolves":[30],"4-bit":[31],"in":[32,77,119],"each":[33],"SAR":[34,80],"cycle":[35],"with$16\\times":[36],"$linear":[37],"TD":[38,96],"interpolation.":[39],"scaling-friendly":[41],"architecture":[42],"reduces":[43],"number":[45],"of":[46,127,162],"capacitive":[47],"digital-to-analog":[48],"converters":[49,53],"(CDACs)":[50],"and":[51,65,87,90,99,137,141,148],"voltage-to-time":[52,85],"(VTCs)":[54],"significantly,":[55],"leading":[56],"low":[58,62],"power,":[59],"small":[60,66],"area,":[61],"kickback":[63],"noise,":[64],"loading.":[68],"A":[69,110],"cascade":[70],"current-starved":[71],"inverter":[72],"based":[73],"VTC":[74],"is":[75,108,165],"used":[76],"second":[79],"conversion":[81],"cycle,":[82],"which":[83],"improves":[84],"gain":[86],"ensures":[88],"speed":[89],"linearity.":[91],"Besides,":[92],"reduce":[94],"interpolation":[97],"error":[98],"eliminate":[100],"short-circuit":[102],"current,":[103],"novel":[105],"phase":[106],"interpolator":[107],"proposed.":[109],"two-way":[111],"time-interleaved":[112],"7-bit":[113],"3.8-GS/s":[114],"prototype":[115],"ADC":[116],"was":[117],"fabricated":[118],"28-nm":[121],"CMOS,":[122],"occupying":[123],"an":[124],"active":[125],"area":[126],"0.01":[128],"mm2.":[129],"With":[130],"Nyquist":[132],"input,":[133],"measured":[135],"signal-to-noise":[136],"distortion":[138],"ratio":[139],"(SNDR)":[140],"spurious-free":[142],"dynamic":[143],"range":[144],"(SFDR)":[145],"are":[146],"39.9":[147],"50.8":[149],"dB,":[150],"respectively.":[151],"Consuming":[152],"7.5":[153],"mW":[154],"at":[155],"1.0":[156],"V":[157],"supply,":[158],"Walden":[160],"figure":[161],"merit":[163],"(FoMw)":[164],"24.4":[166],"fJ/conversion-step.":[167]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":12},{"year":2024,"cited_by_count":9},{"year":2023,"cited_by_count":3}],"updated_date":"2026-07-29T09:40:50.615796","created_date":"2025-10-10T00:00:00"}