{"id":"https://openalex.org/W4379932180","doi":"https://doi.org/10.1109/tcsi.2023.3282731","title":"A 40-GHz Load Modulated Balanced Power Amplifier Using Unequal Power Splitter and Phase Compensation Network in 45-nm SOI CMOS","display_name":"A 40-GHz Load Modulated Balanced Power Amplifier Using Unequal Power Splitter and Phase Compensation Network in 45-nm SOI CMOS","publication_year":2023,"publication_date":"2023-06-08","ids":{"openalex":"https://openalex.org/W4379932180","doi":"https://doi.org/10.1109/tcsi.2023.3282731"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2023.3282731","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2023.3282731","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://uhra.herts.ac.uk/id/eprint/10433/1/TCAS_I_A_40_GHz_SOI_CMOS_R1_V2.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110525592","display_name":"Lang Chen","orcid":"https://orcid.org/0009-0000-9366-6706"},"institutions":[{"id":"https://openalex.org/I114017466","display_name":"University of Technology Sydney","ror":"https://ror.org/03f0f6041","country_code":"AU","type":"education","lineage":["https://openalex.org/I114017466"]},{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["AU","CN"],"is_corresponding":false,"raw_author_name":"Lang Chen","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems (Xidian University), Ministry of Education, Xidian University, Xi&#x2019;an, China","School of Electrical and Data Engineering, Faculty of Engineering &#x0026; IT, University of Technology Sydney, Ultimo, NSW, Australia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems (Xidian University), Ministry of Education, Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]},{"raw_affiliation_string":"School of Electrical and Data Engineering, Faculty of Engineering &#x0026; IT, University of Technology Sydney, Ultimo, NSW, Australia","institution_ids":["https://openalex.org/I114017466"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032827654","display_name":"Lisheng Chen","orcid":"https://orcid.org/0000-0002-1354-2824"},"institutions":[{"id":"https://openalex.org/I114017466","display_name":"University of Technology Sydney","ror":"https://ror.org/03f0f6041","country_code":"AU","type":"education","lineage":["https://openalex.org/I114017466"]},{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["AU","CN"],"is_corresponding":false,"raw_author_name":"Lisheng Chen","raw_affiliation_strings":["Key Laboratory of Analog Integrated Circuits and Systems (Xidian University), Ministry of Education, Xidian University, Xi&#x2019;an, China","School of Electrical and Data Engineering, Faculty of Engineering &#x0026; IT, University of Technology Sydney, Ultimo, NSW, Australia","Hangzhou Institute of Technology, Xidian University, Hangzhou, China"],"raw_orcid":"https://orcid.org/0000-0002-1354-2824","affiliations":[{"raw_affiliation_string":"Key Laboratory of Analog Integrated Circuits and Systems (Xidian University), Ministry of Education, Xidian University, Xi&#x2019;an, China","institution_ids":["https://openalex.org/I149594827"]},{"raw_affiliation_string":"School of Electrical and Data Engineering, Faculty of Engineering &#x0026; IT, University of Technology Sydney, Ultimo, NSW, Australia","institution_ids":["https://openalex.org/I114017466"]},{"raw_affiliation_string":"Hangzhou Institute of Technology, Xidian University, Hangzhou, China","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5004408757","display_name":"Zeyu Ge","orcid":"https://orcid.org/0000-0002-9383-8974"},"institutions":[{"id":"https://openalex.org/I114017466","display_name":"University of Technology Sydney","ror":"https://ror.org/03f0f6041","country_code":"AU","type":"education","lineage":["https://openalex.org/I114017466"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Zeyu Ge","raw_affiliation_strings":["School of Electrical and Data Engineering, Faculty of Engineering &#x0026; IT, University of Technology Sydney, Ultimo, NSW, Australia","Suzhou Sydnicon RF Microelectronics Company Ltd, Suzhou, China","Sydnicon Pty Ltd, Rhodes, NSW, Australia"],"raw_orcid":"https://orcid.org/0000-0002-9383-8974","affiliations":[{"raw_affiliation_string":"School of Electrical and Data Engineering, Faculty of Engineering &#x0026; IT, University of Technology Sydney, Ultimo, NSW, Australia","institution_ids":["https://openalex.org/I114017466"]},{"raw_affiliation_string":"Suzhou Sydnicon RF Microelectronics Company Ltd, Suzhou, China","institution_ids":[]},{"raw_affiliation_string":"Sydnicon Pty Ltd, Rhodes, NSW, Australia","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020364531","display_name":"Yichuang Sun","orcid":"https://orcid.org/0000-0001-8352-2119"},"institutions":[{"id":"https://openalex.org/I141584323","display_name":"University of Hertfordshire","ror":"https://ror.org/0267vjk41","country_code":"GB","type":"education","lineage":["https://openalex.org/I141584323"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Yichuang Sun","raw_affiliation_strings":["School of Engineering and Technology, University of Hertfordshire, Hatfield, U.K"],"raw_orcid":"https://orcid.org/0000-0001-8352-2119","affiliations":[{"raw_affiliation_string":"School of Engineering and Technology, University of Hertfordshire, Hatfield, U.K","institution_ids":["https://openalex.org/I141584323"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088963956","display_name":"Xi Zhu","orcid":"https://orcid.org/0000-0002-5814-394X"},"institutions":[{"id":"https://openalex.org/I114017466","display_name":"University of Technology Sydney","ror":"https://ror.org/03f0f6041","country_code":"AU","type":"education","lineage":["https://openalex.org/I114017466"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"Xi Zhu","raw_affiliation_strings":["School of Electrical and Data Engineering, Faculty of Engineering &#x0026; IT, University of Technology Sydney, Ultimo, NSW, Australia"],"raw_orcid":"https://orcid.org/0000-0002-5814-394X","affiliations":[{"raw_affiliation_string":"School of Electrical and Data Engineering, Faculty of Engineering &#x0026; IT, University of Technology Sydney, Ultimo, NSW, Australia","institution_ids":["https://openalex.org/I114017466"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.9244,"has_fulltext":true,"cited_by_count":35,"citation_normalized_percentile":{"value":0.92050687,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":100},"biblio":{"volume":"70","issue":"8","first_page":"3178","last_page":"3186"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11248","display_name":"Advanced Power Amplifier Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11248","display_name":"Advanced Power Amplifier Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12791","display_name":"Full-Duplex Wireless Communications","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.7912386655807495},{"id":"https://openalex.org/keywords/splitter","display_name":"Splitter","score":0.6695113182067871},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4916761517524719},{"id":"https://openalex.org/keywords/dbc","display_name":"dBc","score":0.47937873005867004},{"id":"https://openalex.org/keywords/linear-amplifier","display_name":"Linear amplifier","score":0.46945279836654663},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.46829691529273987},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4589494466781616},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3888315260410309},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.35503536462783813},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.3179323077201843},{"id":"https://openalex.org/keywords/differential-amplifier","display_name":"Differential amplifier","score":0.2662655711174011},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22401666641235352},{"id":"https://openalex.org/keywords/optics","display_name":"Optics","score":0.10159116983413696}],"concepts":[{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.7912386655807495},{"id":"https://openalex.org/C2777403171","wikidata":"https://www.wikidata.org/wiki/Q7578732","display_name":"Splitter","level":2,"score":0.6695113182067871},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4916761517524719},{"id":"https://openalex.org/C193523891","wikidata":"https://www.wikidata.org/wiki/Q1771950","display_name":"dBc","level":3,"score":0.47937873005867004},{"id":"https://openalex.org/C71041172","wikidata":"https://www.wikidata.org/wiki/Q6553412","display_name":"Linear amplifier","level":5,"score":0.46945279836654663},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.46829691529273987},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4589494466781616},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3888315260410309},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.35503536462783813},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.3179323077201843},{"id":"https://openalex.org/C11722477","wikidata":"https://www.wikidata.org/wiki/Q1056298","display_name":"Differential amplifier","level":4,"score":0.2662655711174011},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22401666641235352},{"id":"https://openalex.org/C120665830","wikidata":"https://www.wikidata.org/wiki/Q14620","display_name":"Optics","level":1,"score":0.10159116983413696},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcsi.2023.3282731","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2023.3282731","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},{"id":"pmh:oai:uhra.herts.ac.uk:2299/26434","is_oa":true,"landing_page_url":"http://hdl.handle.net/2299/26434","pdf_url":"https://uhra.herts.ac.uk/id/eprint/10433/1/TCAS_I_A_40_GHz_SOI_CMOS_R1_V2.pdf","source":{"id":"https://openalex.org/S4306400241","display_name":"University of Hertfordshire Research Archive (University of Hertfordshire)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I141584323","host_organization_name":"University of Hertfordshire","host_organization_lineage":["https://openalex.org/I141584323"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":null,"raw_type":null}],"best_oa_location":{"id":"pmh:oai:uhra.herts.ac.uk:2299/26434","is_oa":true,"landing_page_url":"http://hdl.handle.net/2299/26434","pdf_url":"https://uhra.herts.ac.uk/id/eprint/10433/1/TCAS_I_A_40_GHz_SOI_CMOS_R1_V2.pdf","source":{"id":"https://openalex.org/S4306400241","display_name":"University of Hertfordshire Research Archive (University of Hertfordshire)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I141584323","host_organization_name":"University of Hertfordshire","host_organization_lineage":["https://openalex.org/I141584323"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":null,"raw_type":null},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.6399999856948853,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4379932180.pdf","grobid_xml":"https://content.openalex.org/works/W4379932180.grobid-xml"},"referenced_works_count":32,"referenced_works":["https://openalex.org/W2076469715","https://openalex.org/W2145709125","https://openalex.org/W2160285382","https://openalex.org/W2169249318","https://openalex.org/W2361089883","https://openalex.org/W2552534805","https://openalex.org/W2607095088","https://openalex.org/W2626403730","https://openalex.org/W2755089468","https://openalex.org/W2756971426","https://openalex.org/W2763987772","https://openalex.org/W2777321178","https://openalex.org/W2779659573","https://openalex.org/W2801345580","https://openalex.org/W2903723152","https://openalex.org/W2915944354","https://openalex.org/W2917135595","https://openalex.org/W2941647551","https://openalex.org/W2944672502","https://openalex.org/W2981843181","https://openalex.org/W2988844044","https://openalex.org/W3081687215","https://openalex.org/W3094161532","https://openalex.org/W3112968054","https://openalex.org/W3120735302","https://openalex.org/W3134444384","https://openalex.org/W3134624885","https://openalex.org/W3217527397","https://openalex.org/W4205770732","https://openalex.org/W4221128396","https://openalex.org/W4312936049","https://openalex.org/W6791798797"],"related_works":["https://openalex.org/W2169669917","https://openalex.org/W2092826485","https://openalex.org/W2535056989","https://openalex.org/W2096197213","https://openalex.org/W2078470659","https://openalex.org/W2883377612","https://openalex.org/W2134315438","https://openalex.org/W2147647255","https://openalex.org/W2155070257","https://openalex.org/W2110844901"],"abstract_inverted_index":{"In":[0],"this":[1,169],"work,":[2],"a":[3,11,40,57,67,78,104,121],"ten-way":[4],"power-combined":[5],"power":[6,37,52,87,101,116],"amplifier":[7,15,53,111],"is":[8,54,146],"designed":[9,51,110],"using":[10],"load":[12],"modulated":[13],"balanced":[14],"(LMBA)-based":[16],"architecture.":[17],"To":[18,154],"provide":[19],"the":[20,27,33,50,109,155,158,163,172],"required":[21],"magnitude":[22],"and":[23,29,39,134],"phase":[24,41],"controls":[25],"between":[26],"main":[28],"control-signal":[30],"paths":[31],"of":[32,48,83,117,123,131,136,157],"LMBA,":[34],"an":[35,98,113,126],"unequal":[36],"splitter":[38],"compensation":[42],"network":[43],"are":[44],"proposed.":[45],"As":[46],"proof":[47],"concept,":[49],"implemented":[55],"in":[56],"45-nm":[58],"SOI":[59],"CMOS":[60],"process.":[61],"At":[62,85],"40":[63],"GHz,":[64],"it":[65,90],"delivers":[66,112],"25.1":[68],"dBm":[69,119],"<inline-formula":[70,174],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[71,129,151,175],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[72,176],"<tex-math":[73,177],"notation=\"LaTeX\">$\\text{P}_{\\text":[74,178],"{sat}}$":[75,179],"</tex-math></inline-formula>":[76,180],"with":[77,120,162],"peak":[79],"power-added":[80],"efficiency":[81,95],"(PAE)":[82],"27.9%.":[84],"6-dB":[86],"back-off":[88],"level,":[89],"achieves":[91,171],"1.39":[92],"times":[93],"drain":[94],"enhancement":[96],"over":[97],"ideal":[99],"Class-B":[100],"amplifier.":[102],"Using":[103],"200-MHz":[105],"single-carrier":[106],"64-QAM":[107],"signal,":[108],"average":[114],"output":[115],"16.5":[118],"PAE":[122],"13.1%":[124],"at":[125],"EVM":[127],"<sub":[128],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">rms</sub>":[130],"\u221223.9":[132],"dB":[133],"ACPR":[135],"\u221225.3":[137],"dBc.":[138],"The":[139],"die":[140],"size,":[141],"including":[142],"all":[143],"testing":[144],"pads,":[145],"only":[147],"1.92":[148],"mm":[149],"<sup":[150],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[152],".":[153,181],"best":[156],"authors\u2019":[159],"knowledge,":[160],"compared":[161],"other":[164],"recently":[165],"published":[166],"silicon-based":[167],"LMBAs,":[168],"design":[170],"highest":[173]},"counts_by_year":[{"year":2026,"cited_by_count":5},{"year":2025,"cited_by_count":8},{"year":2024,"cited_by_count":21},{"year":2023,"cited_by_count":1}],"updated_date":"2026-07-27T08:26:11.824852","created_date":"2025-10-10T00:00:00"}