{"id":"https://openalex.org/W4379117179","doi":"https://doi.org/10.1109/tcsi.2023.3279444","title":"Efficient Protection of FPGA Implemented LDPC Decoders Against Single Event Upsets (SEUs) on Configuration Memories","display_name":"Efficient Protection of FPGA Implemented LDPC Decoders Against Single Event Upsets (SEUs) on Configuration Memories","publication_year":2023,"publication_date":"2023-06-02","ids":{"openalex":"https://openalex.org/W4379117179","doi":"https://doi.org/10.1109/tcsi.2023.3279444"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2023.3279444","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2023.3279444","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://oa.upm.es/76669/1/Design_of_SEU-Tolerant_LDPC_Decoders_Implemented_on_SRAM-FPGAs_v4%20_oa.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086818582","display_name":"Zhen Gao","orcid":"https://orcid.org/0000-0001-9887-1418"},"institutions":[{"id":"https://openalex.org/I162868743","display_name":"Tianjin University","ror":"https://ror.org/012tb2g32","country_code":"CN","type":"education","lineage":["https://openalex.org/I162868743"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Zhen Gao","raw_affiliation_strings":["Tianjin University, Tianjin, China"],"affiliations":[{"raw_affiliation_string":"Tianjin University, Tianjin, China","institution_ids":["https://openalex.org/I162868743"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088495352","display_name":"Yinghao Cheng","orcid":"https://orcid.org/0009-0001-4734-9264"},"institutions":[{"id":"https://openalex.org/I162868743","display_name":"Tianjin University","ror":"https://ror.org/012tb2g32","country_code":"CN","type":"education","lineage":["https://openalex.org/I162868743"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yinghao Cheng","raw_affiliation_strings":["Tianjin University, Tianjin, China"],"affiliations":[{"raw_affiliation_string":"Tianjin University, Tianjin, China","institution_ids":["https://openalex.org/I162868743"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100409523","display_name":"Qiang Liu","orcid":"https://orcid.org/0000-0003-1375-0508"},"institutions":[{"id":"https://openalex.org/I162868743","display_name":"Tianjin University","ror":"https://ror.org/012tb2g32","country_code":"CN","type":"education","lineage":["https://openalex.org/I162868743"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qiang Liu","raw_affiliation_strings":["School of Microelectronics, Tianjin University, Tianjin, China"],"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Tianjin University, Tianjin, China","institution_ids":["https://openalex.org/I162868743"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042340641","display_name":"Anees Ullah","orcid":"https://orcid.org/0000-0002-4770-4967"},"institutions":[{"id":"https://openalex.org/I3131573596","display_name":"Abbottabad University of Science and Technology","ror":"https://ror.org/0549hdw45","country_code":"PK","type":"education","lineage":["https://openalex.org/I3131573596"]},{"id":"https://openalex.org/I90610274","display_name":"University of Engineering and Technology Peshawar","ror":"https://ror.org/00p034093","country_code":"PK","type":"education","lineage":["https://openalex.org/I90610274"]}],"countries":["PK"],"is_corresponding":false,"raw_author_name":"Anees Ullah","raw_affiliation_strings":["Department of Electronics Engineering, University of Engineering and Technology Peshawar, Abbottabad Campus, Abbottabad, Pakistan"],"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, University of Engineering and Technology Peshawar, Abbottabad Campus, Abbottabad, Pakistan","institution_ids":["https://openalex.org/I3131573596","https://openalex.org/I90610274"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080322790","display_name":"Pedro Reviriego","orcid":"https://orcid.org/0000-0003-2540-5234"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Pedro Reviriego","raw_affiliation_strings":["Departamento de Ingenería de Sistemas Telemáticos, Universidad Politécnica de Madrid, Madrid, Spain"],"affiliations":[{"raw_affiliation_string":"Departamento de Ingenería de Sistemas Telemáticos, Universidad Politécnica de Madrid, Madrid, Spain","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5086818582"],"corresponding_institution_ids":["https://openalex.org/I162868743"],"apc_list":null,"apc_paid":null,"fwci":0.5987,"has_fulltext":true,"cited_by_count":3,"citation_normalized_percentile":{"value":0.67445694,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":99},"biblio":{"volume":"70","issue":"9","first_page":"3770","last_page":"3780"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11321","display_name":"Error Correcting Code Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10964","display_name":"Wireless Communication Security Techniques","score":0.9873999953269958,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/low-density-parity-check-code","display_name":"Low-density parity-check code","score":0.7760249376296997},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7437200546264648},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6970763206481934},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6644924879074097},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.5486897826194763},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.5346972346305847},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.4800925552845001},{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.47358423471450806},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.4671907424926758},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.44014424085617065},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4093536138534546},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.382057249546051},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.34547826647758484},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.24392935633659363},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1260288953781128}],"concepts":[{"id":"https://openalex.org/C67692717","wikidata":"https://www.wikidata.org/wiki/Q187444","display_name":"Low-density parity-check code","level":3,"score":0.7760249376296997},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7437200546264648},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6970763206481934},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6644924879074097},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.5486897826194763},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.5346972346305847},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.4800925552845001},{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.47358423471450806},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.4671907424926758},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.44014424085617065},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4093536138534546},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.382057249546051},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.34547826647758484},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.24392935633659363},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1260288953781128},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcsi.2023.3279444","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2023.3279444","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},{"id":"pmh:oai:oa.upm.es:76669","is_oa":true,"landing_page_url":"https://oa.upm.es/76669/","pdf_url":"https://oa.upm.es/76669/1/Design_of_SEU-Tolerant_LDPC_Decoders_Implemented_on_SRAM-FPGAs_v4%20_oa.pdf","source":{"id":"https://openalex.org/S4377196323","display_name":"UPM Digital Archive (Technical University of Madrid)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I88060688","host_organization_name":"Universidad Polit\u00e9cnica de Madrid","host_organization_lineage":["https://openalex.org/I88060688"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers, 2023-09-01, Vol. 70, No. 9","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"pmh:oai:oa.upm.es:76669","is_oa":true,"landing_page_url":"https://oa.upm.es/76669/","pdf_url":"https://oa.upm.es/76669/1/Design_of_SEU-Tolerant_LDPC_Decoders_Implemented_on_SRAM-FPGAs_v4%20_oa.pdf","source":{"id":"https://openalex.org/S4377196323","display_name":"UPM Digital Archive (Technical University of Madrid)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I88060688","host_organization_name":"Universidad Polit\u00e9cnica de Madrid","host_organization_lineage":["https://openalex.org/I88060688"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers, 2023-09-01, Vol. 70, No. 9","raw_type":"info:eu-repo/semantics/article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G300979063","display_name":null,"funder_award_id":"10.13039/501100011033","funder_id":"https://openalex.org/F4320335598","funder_display_name":"Agencia Estatal de Investigaci\u00f3n"},{"id":"https://openalex.org/G4450569846","display_name":null,"funder_award_id":"62171313","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G8412017094","display_name":null,"funder_award_id":"61974102","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320335598","display_name":"Agencia Estatal de Investigaci\u00f3n","ror":null}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4379117179.pdf","grobid_xml":"https://content.openalex.org/works/W4379117179.grobid-xml"},"referenced_works_count":31,"referenced_works":["https://openalex.org/W596214406","https://openalex.org/W1496914602","https://openalex.org/W1530595336","https://openalex.org/W2061205755","https://openalex.org/W2082242617","https://openalex.org/W2099419743","https://openalex.org/W2104510462","https://openalex.org/W2119571645","https://openalex.org/W2128765501","https://openalex.org/W2140253920","https://openalex.org/W2346815056","https://openalex.org/W2468690910","https://openalex.org/W2475646144","https://openalex.org/W2496512073","https://openalex.org/W2541133130","https://openalex.org/W2542784392","https://openalex.org/W2601108995","https://openalex.org/W2783444815","https://openalex.org/W2789254838","https://openalex.org/W2794358169","https://openalex.org/W2891365635","https://openalex.org/W2961858361","https://openalex.org/W2977320094","https://openalex.org/W2990526965","https://openalex.org/W3009465787","https://openalex.org/W3082143909","https://openalex.org/W3096544634","https://openalex.org/W3140688654","https://openalex.org/W3147637518","https://openalex.org/W4256648168","https://openalex.org/W6719947611"],"related_works":["https://openalex.org/W1500230652","https://openalex.org/W4290647047","https://openalex.org/W2066033226","https://openalex.org/W2363504003","https://openalex.org/W2548582980","https://openalex.org/W2620706469","https://openalex.org/W2052914698","https://openalex.org/W2612883256","https://openalex.org/W4386933833","https://openalex.org/W1030007664"],"abstract_inverted_index":{"Low":[0],"Density":[1],"Parity":[2],"Check":[3],"(LDPC)":[4],"codes":[5],"are":[6,150,168],"used":[7],"in":[8,31,133],"5G":[9],"systems":[10],"for":[11,21,101],"traffic":[12],"channels":[13],"due":[14,37],"to":[15,38,152,170,210],"their":[16],"excellent":[17],"error":[18],"correction":[19],"capability":[20],"long":[22],"sequences,":[23],"and":[24,78,137,148,163,203],"the":[25,43,54,61,64,69,75,84,121,125,130,134,138,143,172,175,182,187,195,211],"Min-Sum":[26],"algorithm":[27],"is":[28,45,86,96,117],"widely":[29],"applied":[30],"practical":[32],"implementations":[33],"of":[34,63,90,124,129,174,184],"LDPC":[35,65,91,131,188],"decoders":[36,92],"its":[39],"low":[40,94],"complexity.":[41],"If":[42],"decoder":[44,66,132,189],"implemented":[46],"on":[47,120,186],"a":[48],"SRAM-based":[49],"field-programmable":[50],"gate":[51],"array":[52],"(SRAM-FPGA),":[53],"radiation-induced":[55],"single-event":[56],"upsets":[57],"(SEUs)":[58],"can":[59,73,190],"affect":[60],"operation":[62],"by":[67,194],"corrupting":[68],"configuration":[70],"memory,":[71],"which":[72],"change":[74],"circuit":[76],"functionality":[77],"will":[79],"not":[80],"be":[81,191],"corrected":[82],"unless":[83],"FPGA":[85,160],"reconfigured.":[87],"Therefore,":[88],"protection":[89,115],"with":[93,157,198],"overhead":[95,202,208],"an":[97,109],"important":[98],"problem,":[99],"especially":[100],"resource-limited":[102],"on-board":[103],"space":[104],"systems.":[105],"In":[106,141],"this":[107],"paper,":[108],"efficient":[110],"Duplicate":[111],"With":[112],"Comparison":[113],"(DWC)":[114],"scheme":[116,197],"proposed":[118,176,196],"based":[119,161],"different":[122],"distribution":[123],"parity":[126],"check":[127,144],"sum":[128,145],"error-free":[135],"case":[136],"faulty":[139],"case.":[140],"particular,":[142],"accumulation":[146],"number":[147],"threshold":[149],"optimized":[151],"achieve":[153],"high":[154],"detection":[155],"probability":[156],"short":[158],"delay.":[159],"implementation":[162],"hardware":[164],"fault":[165],"injection":[166],"experiments":[167],"conducted":[169],"evaluate":[171],"performance":[173],"schemes.":[177],"Experimental":[178],"results":[179],"show":[180],"that,":[181],"effect":[183],"SEUs":[185],"completely":[192],"eliminated":[193],"2":[199],"times":[200,205],"computational":[201],"1.69":[204],"power":[206],"consumption":[207],"compared":[209],"unprotected":[212],"decoder.":[213]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}