{"id":"https://openalex.org/W4367728425","doi":"https://doi.org/10.1109/tcsi.2023.3268728","title":"Analog Multiply-Accumulate Cell With Multi-Bit Resolution for All-Analog AI Inference Accelerators","display_name":"Analog Multiply-Accumulate Cell With Multi-Bit Resolution for All-Analog AI Inference Accelerators","publication_year":2023,"publication_date":"2023-05-02","ids":{"openalex":"https://openalex.org/W4367728425","doi":"https://doi.org/10.1109/tcsi.2023.3268728"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2023.3268728","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcsi.2023.3268728","pdf_url":"https://ieeexplore.ieee.org/ielx7/8919/4358591/10114059.pdf","source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"bronze","oa_url":"https://ieeexplore.ieee.org/ielx7/8919/4358591/10114059.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014496379","display_name":"Raphael N\u00e4gele","orcid":"https://orcid.org/0000-0002-1210-2069"},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Raphael N\u00e4gele","raw_affiliation_strings":["Institute of Electrical and Optical Communications Engineering, University of Stuttgart, Stuttgart, Germany"],"raw_orcid":"https://orcid.org/0000-0002-1210-2069","affiliations":[{"raw_affiliation_string":"Institute of Electrical and Optical Communications Engineering, University of Stuttgart, Stuttgart, Germany","institution_ids":["https://openalex.org/I100066346"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008317568","display_name":"Jakob Finkbeiner","orcid":"https://orcid.org/0000-0002-0374-8132"},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Jakob Finkbeiner","raw_affiliation_strings":["Institute of Electrical and Optical Communications Engineering, University of Stuttgart, Stuttgart, Germany"],"raw_orcid":"https://orcid.org/0000-0002-0374-8132","affiliations":[{"raw_affiliation_string":"Institute of Electrical and Optical Communications Engineering, University of Stuttgart, Stuttgart, Germany","institution_ids":["https://openalex.org/I100066346"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013889453","display_name":"Valentin Stadtlander","orcid":"https://orcid.org/0000-0003-1731-8878"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Valentin Stadtlander","raw_affiliation_strings":["Chair for Circuit Design and Network Theory, Technische Universit&#x00E4;t Dresden, Dresden, Germany"],"raw_orcid":"https://orcid.org/0000-0003-1731-8878","affiliations":[{"raw_affiliation_string":"Chair for Circuit Design and Network Theory, Technische Universit&#x00E4;t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048445253","display_name":"Markus Gr\u00f6zing","orcid":"https://orcid.org/0000-0001-9870-3895"},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Markus Gr\u00f6zing","raw_affiliation_strings":["Institute of Electrical and Optical Communications Engineering, University of Stuttgart, Stuttgart, Germany"],"raw_orcid":"https://orcid.org/0000-0001-9870-3895","affiliations":[{"raw_affiliation_string":"Institute of Electrical and Optical Communications Engineering, University of Stuttgart, Stuttgart, Germany","institution_ids":["https://openalex.org/I100066346"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008182166","display_name":"Manfred Berroth","orcid":"https://orcid.org/0000-0003-4036-1460"},"institutions":[{"id":"https://openalex.org/I100066346","display_name":"University of Stuttgart","ror":"https://ror.org/04vnq7t77","country_code":"DE","type":"education","lineage":["https://openalex.org/I100066346"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Manfred Berroth","raw_affiliation_strings":["Institute of Electrical and Optical Communications Engineering, University of Stuttgart, Stuttgart, Germany"],"raw_orcid":"https://orcid.org/0000-0003-4036-1460","affiliations":[{"raw_affiliation_string":"Institute of Electrical and Optical Communications Engineering, University of Stuttgart, Stuttgart, Germany","institution_ids":["https://openalex.org/I100066346"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5014496379"],"corresponding_institution_ids":["https://openalex.org/I100066346"],"apc_list":null,"apc_paid":{"value":2375,"currency":"EUR","value_usd":2561},"fwci":2.5551,"has_fulltext":true,"cited_by_count":20,"citation_normalized_percentile":{"value":0.89810129,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":99},"biblio":{"volume":"70","issue":"9","first_page":"3509","last_page":"3521"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.5805903077125549},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.557465136051178},{"id":"https://openalex.org/keywords/analog-signal-processing","display_name":"Analog signal processing","score":0.540530264377594},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.5209928154945374},{"id":"https://openalex.org/keywords/analog-multiplier","display_name":"Analog multiplier","score":0.4638834595680237},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.43654438853263855},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.4156649112701416},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.39700520038604736},{"id":"https://openalex.org/keywords/analog-signal","display_name":"Analog signal","score":0.3908066153526306},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.36031824350357056},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3470911383628845},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3168517053127289},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3029472827911377},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.29485881328582764},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2199820578098297},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.20018333196640015},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.18370798230171204},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.18055519461631775},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17168357968330383}],"concepts":[{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.5805903077125549},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.557465136051178},{"id":"https://openalex.org/C379707","wikidata":"https://www.wikidata.org/wiki/Q2328303","display_name":"Analog signal processing","level":4,"score":0.540530264377594},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.5209928154945374},{"id":"https://openalex.org/C98142538","wikidata":"https://www.wikidata.org/wiki/Q485005","display_name":"Analog multiplier","level":4,"score":0.4638834595680237},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.43654438853263855},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.4156649112701416},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.39700520038604736},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.3908066153526306},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.36031824350357056},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3470911383628845},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3168517053127289},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3029472827911377},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.29485881328582764},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2199820578098297},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.20018333196640015},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.18370798230171204},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.18055519461631775},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17168357968330383},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2023.3268728","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcsi.2023.3268728","pdf_url":"https://ieeexplore.ieee.org/ielx7/8919/4358591/10114059.pdf","source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1109/tcsi.2023.3268728","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcsi.2023.3268728","pdf_url":"https://ieeexplore.ieee.org/ielx7/8919/4358591/10114059.pdf","source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"sustainable_development_goals":[{"score":0.9200000166893005,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G7339949273","display_name":null,"funder_award_id":"16KIS1313","funder_id":"https://openalex.org/F4320324070","funder_display_name":"Ministry of Education and Research, Romania"}],"funders":[{"id":"https://openalex.org/F4320324070","display_name":"Ministry of Education and Research, Romania","ror":"https://ror.org/00dh5gw98"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4367728425.pdf","grobid_xml":"https://content.openalex.org/works/W4367728425.grobid-xml"},"referenced_works_count":27,"referenced_works":["https://openalex.org/W619966965","https://openalex.org/W1677182931","https://openalex.org/W2049986605","https://openalex.org/W2140823559","https://openalex.org/W2748149126","https://openalex.org/W2895921352","https://openalex.org/W2969812992","https://openalex.org/W3000301330","https://openalex.org/W3005589975","https://openalex.org/W3012561096","https://openalex.org/W3015561539","https://openalex.org/W3016163932","https://openalex.org/W3026786299","https://openalex.org/W3099871312","https://openalex.org/W3120016950","https://openalex.org/W3121823381","https://openalex.org/W3133924538","https://openalex.org/W3161810489","https://openalex.org/W3184281067","https://openalex.org/W4221101218","https://openalex.org/W4221131761","https://openalex.org/W4225364593","https://openalex.org/W4285821114","https://openalex.org/W4292070554","https://openalex.org/W4292070759","https://openalex.org/W4292874289","https://openalex.org/W4316661092"],"related_works":["https://openalex.org/W2089088242","https://openalex.org/W1489445348","https://openalex.org/W2365016061","https://openalex.org/W1624706916","https://openalex.org/W4285819435","https://openalex.org/W3047246479","https://openalex.org/W1792053179","https://openalex.org/W2157889377","https://openalex.org/W2183953581","https://openalex.org/W1511245507"],"abstract_inverted_index":{"Mixed-signal":[0],"AI":[1],"accelerators":[2],"offer":[3],"the":[4,27,61,70,73,77,126],"possibility":[5],"of":[6,56,140],"higher":[7],"energy":[8,34,37],"efficiency":[9,139],"for":[10,41,132],"moderate":[11],"resolution":[12,83],"computations":[13],"compared":[14],"to":[15,69,76],"their":[16],"digital":[17],"counterparts.":[18],"All-analog":[19],"implementations,":[20],"where":[21,60],"all":[22],"operations":[23],"are":[24],"performed":[25],"in":[26],"analog":[28,51,81],"domain,":[29],"can":[30],"further":[31],"improve":[32],"this":[33],"advantage.":[35],"An":[36,137],"efficient":[38],"multiply-accumulate":[39,93,135],"cell":[40,127],"all-analog":[42],"neural":[43],"layer":[44],"processing":[45],"macros":[46],"is":[47,67,85,96,162],"presented.":[48],"The":[49,80,92],"proposed":[50],"two-quadrant":[52],"multiplier":[53],"circuit":[54],"consists":[55],"two":[57],"complementary":[58],"MOSFETs":[59],"pulse":[62],"width":[63],"modulated":[64],"input":[65],"activation":[66],"applied":[68],"gates":[71],"and":[72,105],"weight":[74,84],"signal":[75],"isolated":[78],"back-gate.":[79],"multi-bit":[82],"dynamically":[86],"stored":[87],"on":[88,101,117],"a":[89,102,111,118,133],"memory":[90],"capacitor.":[91],"operation":[94],"result":[95],"represented":[97],"by":[98],"charge":[99],"accumulated":[100],"summation":[103],"line":[104],"drawn":[106],"from":[107],"or":[108],"put":[109],"onto":[110],"computation":[112],"capacitance.":[113],"Simulation":[114],"results":[115],"based":[116],"22":[119],"nm":[120],"FD-SOI":[121],"CMOS":[122],"technology":[123],"show":[124],"that":[125],"consumes":[128],"about":[129],"0.67":[130],"fJ":[131],"circuit-level":[134],"operation.":[136],"area":[138],"166":[141],"<inline-formula":[142,149,156],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[143,150,157],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[144,151,158],"<tex-math":[145,152,159],"notation=\"LaTeX\">$\\times$</tex-math>":[146],"</inline-formula>":[147,154,161],"10":[148],"notation=\"LaTeX\">$^{12}$</tex-math>":[153],"MAC/s/mm":[155],"notation=\"LaTeX\">$^2$</tex-math>":[160],"achieved.":[163]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":8},{"year":2024,"cited_by_count":8},{"year":2023,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}