{"id":"https://openalex.org/W4319459136","doi":"https://doi.org/10.1109/tcsi.2023.3241441","title":"BC-MVLiM: A Binary-Compatible Multi-Valued Logic-in-Memory Based on Memristive Crossbars","display_name":"BC-MVLiM: A Binary-Compatible Multi-Valued Logic-in-Memory Based on Memristive Crossbars","publication_year":2023,"publication_date":"2023-02-08","ids":{"openalex":"https://openalex.org/W4319459136","doi":"https://doi.org/10.1109/tcsi.2023.3241441"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2023.3241441","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2023.3241441","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5102022581","display_name":"Yanan Sun","orcid":"https://orcid.org/0000-0001-8281-9121"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yanan Sun","raw_affiliation_strings":["Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0001-8281-9121","affiliations":[{"raw_affiliation_string":"Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5114803991","display_name":"Zhi Li","orcid":null},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhi Li","raw_affiliation_strings":["Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0002-5044-3147","affiliations":[{"raw_affiliation_string":"Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100768143","display_name":"Weiyi Liu","orcid":"https://orcid.org/0000-0003-4835-7861"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Weiyi Liu","raw_affiliation_strings":["Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101583945","display_name":"Weifeng He","orcid":"https://orcid.org/0000-0002-7753-644X"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Weifeng He","raw_affiliation_strings":["Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0002-7753-644X","affiliations":[{"raw_affiliation_string":"Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063554298","display_name":"Qin Wang","orcid":"https://orcid.org/0000-0002-6559-5207"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Qin Wang","raw_affiliation_strings":["Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0002-6559-5207","affiliations":[{"raw_affiliation_string":"Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103236320","display_name":"Zhigang Mao","orcid":"https://orcid.org/0000-0001-9431-9853"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhigang Mao","raw_affiliation_strings":["Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Micro-Nano Electronics, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.3316,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.88465664,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":99},"biblio":{"volume":"70","issue":"5","first_page":"2048","last_page":"2061"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6528029441833496},{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.606788158416748},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.5870162844657898},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.561557412147522},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5584102272987366},{"id":"https://openalex.org/keywords/von-neumann-architecture","display_name":"Von Neumann architecture","score":0.5473317503929138},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.5354689955711365},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5160121917724609},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.47061020135879517},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.4696689546108246},{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.45701128244400024},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4253385663032532},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.4235667586326599},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3645959496498108},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3211686611175537},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.23003888130187988},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.22237643599510193},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.15133780241012573},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11293429136276245},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10460907220840454}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6528029441833496},{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.606788158416748},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.5870162844657898},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.561557412147522},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5584102272987366},{"id":"https://openalex.org/C80469333","wikidata":"https://www.wikidata.org/wiki/Q189088","display_name":"Von Neumann architecture","level":2,"score":0.5473317503929138},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.5354689955711365},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5160121917724609},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.47061020135879517},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.4696689546108246},{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.45701128244400024},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4253385663032532},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.4235667586326599},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3645959496498108},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3211686611175537},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.23003888130187988},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.22237643599510193},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.15133780241012573},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11293429136276245},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10460907220840454},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2023.3241441","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2023.3241441","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G3026348358","display_name":null,"funder_award_id":"2021YFA0717400","funder_id":"https://openalex.org/F4320335777","funder_display_name":"National Key Research and Development Program of China"},{"id":"https://openalex.org/G456948762","display_name":null,"funder_award_id":"62174110","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320335777","display_name":"National Key Research and Development Program of China","ror":null}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":39,"referenced_works":["https://openalex.org/W189008600","https://openalex.org/W1526219215","https://openalex.org/W1999560041","https://openalex.org/W2066280488","https://openalex.org/W2162279286","https://openalex.org/W2169245181","https://openalex.org/W2407339173","https://openalex.org/W2419663043","https://openalex.org/W2556075366","https://openalex.org/W2581532819","https://openalex.org/W2606867011","https://openalex.org/W2731422849","https://openalex.org/W2737280394","https://openalex.org/W2765894485","https://openalex.org/W2789662562","https://openalex.org/W2792418604","https://openalex.org/W2892868997","https://openalex.org/W2895774650","https://openalex.org/W2911015264","https://openalex.org/W2934968350","https://openalex.org/W2944847443","https://openalex.org/W2953470840","https://openalex.org/W2966470162","https://openalex.org/W2972614379","https://openalex.org/W3013318343","https://openalex.org/W3022068489","https://openalex.org/W3023177906","https://openalex.org/W3048835310","https://openalex.org/W3090584989","https://openalex.org/W3101159937","https://openalex.org/W3119537022","https://openalex.org/W3134707386","https://openalex.org/W3157465175","https://openalex.org/W3184879798","https://openalex.org/W3201976259","https://openalex.org/W3216272643","https://openalex.org/W4200015906","https://openalex.org/W4206222163","https://openalex.org/W4214901488"],"related_works":["https://openalex.org/W2017528947","https://openalex.org/W2789662562","https://openalex.org/W1553855433","https://openalex.org/W1593362825","https://openalex.org/W1529529399","https://openalex.org/W2082591327","https://openalex.org/W2155174752","https://openalex.org/W2102499515","https://openalex.org/W2171918386","https://openalex.org/W2534190481"],"abstract_inverted_index":{"Logic-in-memory":[0],"with":[1,28,45,94,138],"memristive":[2,46,142,171],"crossbars":[3],"is":[4,43,160],"an":[5],"attractive":[6],"approach":[7],"for":[8,99,130],"realizing":[9],"beyond":[10],"von":[11],"Neumann":[12],"architectures.":[13],"Multi-valued":[14],"logic":[15,21,32,67,92,143,172],"(MVL)":[16],"containing":[17],"more":[18],"than":[19],"two":[20],"levels":[22],"can":[23,69],"enhance":[24],"the":[25,56,63,73,79,115,121,139,147,154,169,175],"computing":[26],"speed":[27,123],"reduced":[29,162],"number":[30],"of":[31,59,62,81,157,177],"operations.":[33,110],"In":[34],"this":[35],"paper,":[36],"a":[37],"binary-compatible":[38],"multi-valued":[39],"logic-in-memory":[40],"(BC-MVLiM)":[41],"scheme":[42,76],"proposed":[44,74,84,116,158],"dual-crossbars":[47],"where":[48],"both":[49,106],"inputs":[50],"and":[51,65,90,97,101,108,128,132],"outputs":[52],"are":[53],"represented":[54],"by":[55,104,124,163],"multi-level":[57],"cells":[58],"memristors.":[60],"Both":[61],"binary":[64,100,131],"multiple-valued":[66],"operations":[68],"be":[70],"implemented":[71],"in":[72,174],"BC-MVLiM":[75,85,159],"depending":[77],"on":[78],"radix":[80],"inputs.":[82],"The":[83],"circuitry":[86],"supports":[87],"multiple":[88,95,152],"row-wise":[89],"column-wise":[91],"gates":[93],"fan-ins":[96],"fan-outs":[98],"ternary":[102,133],"systems":[103],"leveraging":[105],"inter-":[107],"intra-crossbar":[109],"Experimental":[111],"results":[112],"show":[113],"that":[114],"BC-MVLiM-based":[117],"multi-digit":[118],"adder":[119],"enhances":[120],"computation":[122],"up":[125,164],"to":[126,165,168],"76.10%":[127],"83.82%,":[129],"systems,":[134],"respectively,":[135],"as":[136],"compared":[137,167],"previously":[140],"published":[141],"designs.":[144],"By":[145],"preventing":[146],"errors":[148],"from":[149],"propagating":[150],"across":[151],"stages,":[153],"error":[155],"rate":[156],"also":[161],"98.20%":[166],"previous":[170],"designs":[173],"presence":[176],"device":[178],"variations.":[179]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":10},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":4}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}