{"id":"https://openalex.org/W4319341812","doi":"https://doi.org/10.1109/tcsi.2023.3240303","title":"BP-SCIM: A Reconfigurable 8T SRAM Macro for Bit-Parallel Searching and Computing In-Memory","display_name":"BP-SCIM: A Reconfigurable 8T SRAM Macro for Bit-Parallel Searching and Computing In-Memory","publication_year":2023,"publication_date":"2023-02-07","ids":{"openalex":"https://openalex.org/W4319341812","doi":"https://doi.org/10.1109/tcsi.2023.3240303"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2023.3240303","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2023.3240303","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101930621","display_name":"Yuzong Chen","orcid":"https://orcid.org/0000-0001-6387-327X"},"institutions":[{"id":"https://openalex.org/I165932596","display_name":"National University of Singapore","ror":"https://ror.org/01tgyzw49","country_code":"SG","type":"education","lineage":["https://openalex.org/I165932596"]},{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"Yuzong Chen","raw_affiliation_strings":["Centre for Integrated Circuits and Systems (CICS), Nanyang Technological University, Jurong West, Singapore","National University of Singapore, Queenstown, Singapore"],"affiliations":[{"raw_affiliation_string":"Centre for Integrated Circuits and Systems (CICS), Nanyang Technological University, Jurong West, Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"National University of Singapore, Queenstown, Singapore","institution_ids":["https://openalex.org/I165932596"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011907615","display_name":"Junjie Mu","orcid":"https://orcid.org/0000-0002-6496-6539"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Junjie Mu","raw_affiliation_strings":["Centre for Integrated Circuits and Systems (CICS), School of Electrical and Electronic Engineering, Nanyang Technological University, Jurong West, Singapore"],"affiliations":[{"raw_affiliation_string":"Centre for Integrated Circuits and Systems (CICS), School of Electrical and Electronic Engineering, Nanyang Technological University, Jurong West, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100706959","display_name":"Hyunjoon Kim","orcid":"https://orcid.org/0000-0001-9906-073X"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Hyunjoon Kim","raw_affiliation_strings":["Centre for Integrated Circuits and Systems (CICS), School of Electrical and Electronic Engineering, Nanyang Technological University, Jurong West, Singapore"],"affiliations":[{"raw_affiliation_string":"Centre for Integrated Circuits and Systems (CICS), School of Electrical and Electronic Engineering, Nanyang Technological University, Jurong West, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100366004","display_name":"Lu Lu","orcid":"https://orcid.org/0000-0001-6745-622X"},"institutions":[{"id":"https://openalex.org/I115228651","display_name":"Agency for Science, Technology and Research","ror":"https://ror.org/036wvzt09","country_code":"SG","type":"government","lineage":["https://openalex.org/I115228651"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Lu Lu","raw_affiliation_strings":["Agency for Science, Technology and Research (A*STAR), Fusionopolis, Singapore"],"affiliations":[{"raw_affiliation_string":"Agency for Science, Technology and Research (A*STAR), Fusionopolis, Singapore","institution_ids":["https://openalex.org/I115228651"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5076628109","display_name":"Tony Tae-Hyoung Kim","orcid":"https://orcid.org/0000-0002-1779-1799"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Tony Tae-Hyoung Kim","raw_affiliation_strings":["Centre for Integrated Circuits and Systems (CICS), School of Electrical and Electronic Engineering, Nanyang Technological University, Jurong West, Singapore"],"affiliations":[{"raw_affiliation_string":"Centre for Integrated Circuits and Systems (CICS), School of Electrical and Electronic Engineering, Nanyang Technological University, Jurong West, Singapore","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5101930621"],"corresponding_institution_ids":["https://openalex.org/I165932596","https://openalex.org/I172675005"],"apc_list":null,"apc_paid":null,"fwci":9.075,"has_fulltext":false,"cited_by_count":30,"citation_normalized_percentile":{"value":0.98818475,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":97,"max":100},"biblio":{"volume":"70","issue":"5","first_page":"2016","last_page":"2027"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6658412218093872},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5639157891273499},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.549759566783905},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5426351428031921},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5132436752319336},{"id":"https://openalex.org/keywords/multiplication","display_name":"Multiplication (music)","score":0.4978914260864258},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.48612070083618164},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.48589128255844116},{"id":"https://openalex.org/keywords/content-addressable-memory","display_name":"Content-addressable memory","score":0.44109266996383667},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.4326026439666748},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33047163486480713},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.20569685101509094},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.16347047686576843},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12818309664726257}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6658412218093872},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5639157891273499},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.549759566783905},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5426351428031921},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5132436752319336},{"id":"https://openalex.org/C2780595030","wikidata":"https://www.wikidata.org/wiki/Q3860309","display_name":"Multiplication (music)","level":2,"score":0.4978914260864258},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.48612070083618164},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.48589128255844116},{"id":"https://openalex.org/C53442348","wikidata":"https://www.wikidata.org/wiki/Q745101","display_name":"Content-addressable memory","level":3,"score":0.44109266996383667},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.4326026439666748},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33047163486480713},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.20569685101509094},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.16347047686576843},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12818309664726257},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2023.3240303","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2023.3240303","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.9100000262260437}],"awards":[{"id":"https://openalex.org/G5098183530","display_name":null,"funder_award_id":"I1801E0030","funder_id":"https://openalex.org/F4320320696","funder_display_name":"Agency for Science, Technology and Research"}],"funders":[{"id":"https://openalex.org/F4320320696","display_name":"Agency for Science, Technology and Research","ror":"https://ror.org/036wvzt09"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":35,"referenced_works":["https://openalex.org/W1964999964","https://openalex.org/W2137459077","https://openalex.org/W2178748579","https://openalex.org/W2331783522","https://openalex.org/W2593172471","https://openalex.org/W2625937414","https://openalex.org/W2749485341","https://openalex.org/W2771238178","https://openalex.org/W2775637085","https://openalex.org/W2894696827","https://openalex.org/W2906571642","https://openalex.org/W2922127512","https://openalex.org/W2943122277","https://openalex.org/W2946111674","https://openalex.org/W2963649377","https://openalex.org/W2976137532","https://openalex.org/W2999932424","https://openalex.org/W3001684375","https://openalex.org/W3005980996","https://openalex.org/W3015626316","https://openalex.org/W3090416062","https://openalex.org/W3091826466","https://openalex.org/W3094075356","https://openalex.org/W3099871312","https://openalex.org/W3100863146","https://openalex.org/W3104353813","https://openalex.org/W3134195144","https://openalex.org/W3134925155","https://openalex.org/W3135839634","https://openalex.org/W3135906938","https://openalex.org/W3185238080","https://openalex.org/W4226402784","https://openalex.org/W6760252871","https://openalex.org/W6772657712","https://openalex.org/W6791427274"],"related_works":["https://openalex.org/W2030816003","https://openalex.org/W4239992647","https://openalex.org/W1554458299","https://openalex.org/W2076325756","https://openalex.org/W81423522","https://openalex.org/W2150013480","https://openalex.org/W1509860481","https://openalex.org/W3151633427","https://openalex.org/W2068933159","https://openalex.org/W2561621772"],"abstract_inverted_index":{"This":[0],"work":[1],"presents":[2],"BP-SCIM:":[3],"a":[4,77,83],"reconfigurable":[5],"8T":[6,27],"static":[7],"random":[8],"access":[9],"memory":[10,80],"(SRAM)":[11],"macro":[12],"for":[13,86],"bit-parallel":[14],"searching":[15],"and":[16,35,45,51,67,108,121,148],"computing":[17],"in-memory":[18,42],"(CIM).":[19],"The":[20,105],"decoupled":[21],"read/write":[22],"ports":[23],"of":[24,60,118,142],"the":[25,58,114,130,138],"employed":[26],"SRAM":[28],"bit-cell":[29],"eliminate":[30],"read":[31],"disturbance":[32],"during":[33],"search":[34,133],"CIM":[36],"operations.":[37,47],"BP-SCIM":[38,71,96,135],"can":[39,72,112,136],"support":[40],"both":[41],"Boolean":[43],"logic":[44],"arithmetic":[46,62],"Novel":[48],"CIM-friendly":[49],"algorithms":[50],"peripheral":[52],"circuits":[53],"are":[54],"proposed":[55],"to":[56],"reduce":[57],"latency":[59],"complex":[61],"operations":[63,111],"such":[64],"as":[65,75],"multiplication":[66,110],"division.":[68],"In":[69],"addition,":[70],"be":[73],"configured":[74],"either":[76],"binary":[78,131],"content-addressable":[79],"(CAM)":[81],"or":[82],"ternary":[84],"CAM":[85,132],"fast":[87],"searching.":[88],"A":[89],"<inline-formula":[90],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[91],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[92],"<tex-math":[93],"notation=\"LaTeX\">$256\\times64$":[94],"</tex-math></inline-formula>":[95],"test":[97],"chip":[98],"was":[99],"implemented":[100],"in":[101],"65-nm":[102],"CMOS":[103],"technology.":[104],"8-bit":[106,109],"addition":[107],"achieve":[113,137],"maximum":[115],"energy":[116,140],"efficiency":[117],"3.11":[119],"TOPS/W":[120],"0.17":[122],"TOPS/W,":[123],"respectively":[124],"at":[125,145],"0.7":[126],"V":[127,150],"supply.":[128,151],"For":[129],"operation,":[134],"minimum":[139],"consumption":[141],"0.91":[143],"fJ/bit/search":[144],"87":[146],"MHz":[147],"0.8":[149]},"counts_by_year":[{"year":2026,"cited_by_count":3},{"year":2025,"cited_by_count":12},{"year":2024,"cited_by_count":11},{"year":2023,"cited_by_count":4}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}