{"id":"https://openalex.org/W4312795771","doi":"https://doi.org/10.1109/tcsi.2022.3223468","title":"Exploring Speed Maximization of Frequency-to-Digital Conversion for Ultra-Low-Voltage VCO-Based ADCs","display_name":"Exploring Speed Maximization of Frequency-to-Digital Conversion for Ultra-Low-Voltage VCO-Based ADCs","publication_year":2022,"publication_date":"2022-11-28","ids":{"openalex":"https://openalex.org/W4312795771","doi":"https://doi.org/10.1109/tcsi.2022.3223468"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2022.3223468","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcsi.2022.3223468","pdf_url":"https://ieeexplore.ieee.org/ielx7/8919/10052778/09964456.pdf","source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://ieeexplore.ieee.org/ielx7/8919/10052778/09964456.pdf","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100625774","display_name":"Viet Nguyen","orcid":"https://orcid.org/0000-0003-2883-3883"},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]}],"countries":["IE"],"is_corresponding":true,"raw_author_name":"Viet Nguyen","raw_affiliation_strings":["School of Electrical and Electronic Engineering, University College Dublin, Dublin, Ireland"],"raw_orcid":"https://orcid.org/0000-0003-2883-3883","affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, University College Dublin, Dublin, Ireland","institution_ids":["https://openalex.org/I100930933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028370426","display_name":"Filippo Schembari","orcid":"https://orcid.org/0000-0001-6093-8269"},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]},{"id":"https://openalex.org/I4210154278","display_name":"Institute of Biomedical Technologies","ror":"https://ror.org/04ehykb85","country_code":"IT","type":"facility","lineage":["https://openalex.org/I4210154278","https://openalex.org/I4210155236"]}],"countries":["IE","IT"],"is_corresponding":false,"raw_author_name":"Filippo Schembari","raw_affiliation_strings":["School of Electrical and Electronic Engineering, University College Dublin, Dublin, Ireland","Huawei Technologies, Segrate, Italy"],"raw_orcid":"https://orcid.org/0000-0001-6093-8269","affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, University College Dublin, Dublin, Ireland","institution_ids":["https://openalex.org/I100930933"]},{"raw_affiliation_string":"Huawei Technologies, Segrate, Italy","institution_ids":["https://openalex.org/I4210154278"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5027017637","display_name":"Robert Bogdan Staszewski","orcid":"https://orcid.org/0000-0001-9848-1129"},"institutions":[{"id":"https://openalex.org/I100930933","display_name":"University College Dublin","ror":"https://ror.org/05m7pjf47","country_code":"IE","type":"education","lineage":["https://openalex.org/I100930933"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Robert Bogdan Staszewski","raw_affiliation_strings":["School of Electrical and Electronic Engineering, University College Dublin, Dublin, Ireland"],"raw_orcid":"https://orcid.org/0000-0001-9848-1129","affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, University College Dublin, Dublin, Ireland","institution_ids":["https://openalex.org/I100930933"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5100625774"],"corresponding_institution_ids":["https://openalex.org/I100930933"],"apc_list":null,"apc_paid":null,"fwci":0.8988,"has_fulltext":true,"cited_by_count":12,"citation_normalized_percentile":{"value":0.70524927,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"70","issue":"3","first_page":"1043","last_page":"1056"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.6140679121017456},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5775139927864075},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5757904648780823},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.489583820104599},{"id":"https://openalex.org/keywords/decimation","display_name":"Decimation","score":0.44279366731643677},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.4071342945098877},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.37173646688461304},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3028244078159332},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.28296780586242676},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.13459128141403198}],"concepts":[{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.6140679121017456},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5775139927864075},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5757904648780823},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.489583820104599},{"id":"https://openalex.org/C173642442","wikidata":"https://www.wikidata.org/wiki/Q1253346","display_name":"Decimation","level":3,"score":0.44279366731643677},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.4071342945098877},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.37173646688461304},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3028244078159332},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.28296780586242676},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.13459128141403198}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2022.3223468","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcsi.2022.3223468","pdf_url":"https://ieeexplore.ieee.org/ielx7/8919/10052778/09964456.pdf","source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":{"id":"doi:10.1109/tcsi.2022.3223468","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tcsi.2022.3223468","pdf_url":"https://ieeexplore.ieee.org/ielx7/8919/10052778/09964456.pdf","source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"sustainable_development_goals":[{"score":0.7300000190734863,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G1578627687","display_name":null,"funder_award_id":"TC-2015-0019","funder_id":"https://openalex.org/F4320320834","funder_display_name":"Enterprise Ireland"},{"id":"https://openalex.org/G5906654117","display_name":null,"funder_award_id":"14/RP/I2921","funder_id":"https://openalex.org/F4320320847","funder_display_name":"Science Foundation Ireland"},{"id":"https://openalex.org/G6704222780","display_name":"Self-Injection-Locked Integrated Analog-to-Digital Converter","funder_award_id":"747585","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"},{"id":"https://openalex.org/G856380500","display_name":null,"funder_award_id":"TC-2015-0019","funder_id":"https://openalex.org/F4320320847","funder_display_name":"Science Foundation Ireland"}],"funders":[{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"},{"id":"https://openalex.org/F4320320834","display_name":"Enterprise Ireland","ror":"https://ror.org/023z51242"},{"id":"https://openalex.org/F4320320847","display_name":"Science Foundation Ireland","ror":"https://ror.org/0271asj38"}],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4312795771.pdf","grobid_xml":"https://content.openalex.org/works/W4312795771.grobid-xml"},"referenced_works_count":49,"referenced_works":["https://openalex.org/W1579034116","https://openalex.org/W1967171495","https://openalex.org/W1969390180","https://openalex.org/W1974982221","https://openalex.org/W1995733996","https://openalex.org/W2017216250","https://openalex.org/W2029470273","https://openalex.org/W2059987499","https://openalex.org/W2086205576","https://openalex.org/W2093112233","https://openalex.org/W2095816496","https://openalex.org/W2095913060","https://openalex.org/W2096434843","https://openalex.org/W2099087448","https://openalex.org/W2103684670","https://openalex.org/W2107103004","https://openalex.org/W2109256542","https://openalex.org/W2110245858","https://openalex.org/W2113319198","https://openalex.org/W2133256259","https://openalex.org/W2144289559","https://openalex.org/W2147539712","https://openalex.org/W2153293882","https://openalex.org/W2156667996","https://openalex.org/W2163439347","https://openalex.org/W2174272802","https://openalex.org/W2177881412","https://openalex.org/W2588572168","https://openalex.org/W2607077465","https://openalex.org/W2613688445","https://openalex.org/W2796212325","https://openalex.org/W2897883690","https://openalex.org/W2906598608","https://openalex.org/W2908594358","https://openalex.org/W2924141413","https://openalex.org/W2998623572","https://openalex.org/W3004391817","https://openalex.org/W3004807137","https://openalex.org/W3009792919","https://openalex.org/W3020714078","https://openalex.org/W3037704204","https://openalex.org/W3042749491","https://openalex.org/W3103339143","https://openalex.org/W3110571466","https://openalex.org/W3156200879","https://openalex.org/W3163634037","https://openalex.org/W3207233952","https://openalex.org/W4205463023","https://openalex.org/W4239145761"],"related_works":["https://openalex.org/W2070109416","https://openalex.org/W1523213765","https://openalex.org/W1524890377","https://openalex.org/W2340678901","https://openalex.org/W1508038409","https://openalex.org/W2040399070","https://openalex.org/W2388316590","https://openalex.org/W3029686646","https://openalex.org/W1513711368","https://openalex.org/W1526941731"],"abstract_inverted_index":{"A":[0],"frequency-to-digital":[1],"converter":[2],"(FDC)":[3],"performs":[4],"the":[5,26,35,42,62,83,89,108,118,124,138,142,152,165,187,193],"role":[6],"of":[7,28,44,50,65,73,76,91,106,110,151,164,186],"precise":[8],"frequency":[9,179],"digitization":[10],"within":[11,168],"a":[12,66,96,145,169],"voltage-controlled":[13],"oscillator":[14],"(VCO)-based":[15],"ADC.":[16],"To":[17,136],"be":[18,39],"compatible":[19],"with":[20,56,180],"energy-harvesting":[21],"(EH)":[22],"Internet-of-Things":[23],"(IoT)":[24],"devices,":[25],"development":[27],"ultra-low-voltage":[29],"(ULV)":[30],"FDCs":[31],"is":[32,95,115],"crucial,":[33],"where":[34],"primary":[36],"focus":[37,114],"must":[38],"directed":[40],"towards":[41],"maximization":[43,64],"data":[45],"throughput":[46],"under":[47],"dramatic":[48],"constraints":[49],"reliability":[51],"and":[52,82,132,156],"timing":[53],"variability":[54],"associated":[55],"deep-subthreshold":[57],"operation.":[58],"This":[59],"article":[60],"investigates":[61],"speed":[63,139],"0.2V":[67,189],"full-custom":[68],"ULV":[69],"FDC":[70,80,166,191],"design,":[71],"consisting":[72],"an":[74],"array":[75],"several":[77],"parallel":[78,147],"XOR-based":[79],"units,":[81],"multi-rate":[84],"decimation-filtering":[85],"digital":[86,143],"back-end.":[87],"At":[88],"core":[90],"this":[92],"broad":[93],"exploration":[94],"high-speed":[97],"sense-amplify":[98,125],"phase":[99,109],"sampler":[100],"(PS)":[101],"featuring":[102],"hardware":[103],"redundancy,":[104],"capable":[105],"sampling":[107],"low-voltage-swing":[111],"inputs.":[112],"Particular":[113],"placed":[116],"on":[117],"yield-based":[119],"reliability-driven":[120],"design":[121],"methodology":[122],"for":[123,154],"phase-sampling":[126],"circuits":[127],"running":[128],"up":[129],"to":[130],"40MS/s":[131],"practical":[133],"variability-mitigation":[134],"strategies.":[135],"overcome":[137],"bottleneck":[140],"in":[141,192],"back-end,":[144],"fully":[146],"bitstream-processing":[148],"architectural":[149],"composition":[150],"computations":[153],"summation":[155],"decimation":[157],"are":[158],"proposed.":[159],"Experimental":[160],"verification":[161],"through":[162],"measurements":[163],"integrated":[167],"10-bit":[170],"160kHz":[171],"bandwidth":[172],"(BW)":[173],"open-loop":[174],"VCO-based":[175],"ADC":[176],"across":[177],"clock":[178],"supply":[181],"variations":[182],"demonstrate":[183],"robust":[184],"operation":[185],"first":[188],"multi-phase":[190],"advanced":[194],"28nm":[195],"CMOS":[196],"process.":[197]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":8},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2}],"updated_date":"2026-05-23T08:51:43.019350","created_date":"2025-10-10T00:00:00"}