{"id":"https://openalex.org/W4283074412","doi":"https://doi.org/10.1109/tcsi.2022.3216287","title":"Process, Bias, and Temperature Scalable CMOS Analog Computing Circuits for Machine Learning","display_name":"Process, Bias, and Temperature Scalable CMOS Analog Computing Circuits for Machine Learning","publication_year":2022,"publication_date":"2022-11-04","ids":{"openalex":"https://openalex.org/W4283074412","doi":"https://doi.org/10.1109/tcsi.2022.3216287"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2022.3216287","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2022.3216287","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["arxiv","crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://arxiv.org/pdf/2205.05664","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082721613","display_name":"Pratik Kumar","orcid":"https://orcid.org/0000-0003-2949-1301"},"institutions":[{"id":"https://openalex.org/I59270414","display_name":"Indian Institute of Science Bangalore","ror":"https://ror.org/04dese585","country_code":"IN","type":"education","lineage":["https://openalex.org/I59270414"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Pratik Kumar","raw_affiliation_strings":["Department of Electronic Systems Engineering, NeuRonICS Lab, Indian Institute of Science, Bengaluru, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Systems Engineering, NeuRonICS Lab, Indian Institute of Science, Bengaluru, India","institution_ids":["https://openalex.org/I59270414"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061192818","display_name":"Ankita Nandi","orcid":"https://orcid.org/0000-0003-4591-7675"},"institutions":[{"id":"https://openalex.org/I59270414","display_name":"Indian Institute of Science Bangalore","ror":"https://ror.org/04dese585","country_code":"IN","type":"education","lineage":["https://openalex.org/I59270414"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Ankita Nandi","raw_affiliation_strings":["Department of Electronic Systems Engineering, NeuRonICS Lab, Indian Institute of Science, Bengaluru, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Systems Engineering, NeuRonICS Lab, Indian Institute of Science, Bengaluru, India","institution_ids":["https://openalex.org/I59270414"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034498144","display_name":"Shantanu Chakrabartty","orcid":"https://orcid.org/0000-0002-1688-6286"},"institutions":[{"id":"https://openalex.org/I204465549","display_name":"Washington University in St. Louis","ror":"https://ror.org/01yc7t268","country_code":"US","type":"education","lineage":["https://openalex.org/I204465549"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shantanu Chakrabartty","raw_affiliation_strings":["Department of Electrical and Systems Engineering, Washington University in St. Louis, St. Louis, MO, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Systems Engineering, Washington University in St. Louis, St. Louis, MO, USA","institution_ids":["https://openalex.org/I204465549"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5085211717","display_name":"Chetan Singh Thakur","orcid":null},"institutions":[{"id":"https://openalex.org/I59270414","display_name":"Indian Institute of Science Bangalore","ror":"https://ror.org/04dese585","country_code":"IN","type":"education","lineage":["https://openalex.org/I59270414"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Chetan Singh Thakur","raw_affiliation_strings":["Department of Electronic Systems Engineering, NeuRonICS Lab, Indian Institute of Science, Bengaluru, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Systems Engineering, NeuRonICS Lab, Indian Institute of Science, Bengaluru, India","institution_ids":["https://openalex.org/I59270414"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5082721613"],"corresponding_institution_ids":["https://openalex.org/I59270414"],"apc_list":null,"apc_paid":null,"fwci":1.4776,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.8130712,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":99},"biblio":{"volume":"70","issue":"1","first_page":"128","last_page":"141"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12611","display_name":"Neural Networks and Reservoir Computing","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7095901370048523},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6799618005752563},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6716041564941406},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.6514490842819214},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5977484583854675},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5648691058158875},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5514034032821655},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5471564531326294},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.5450681447982788},{"id":"https://openalex.org/keywords/analog-computer","display_name":"Analog computer","score":0.5350931882858276},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5012309551239014},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.5006213188171387},{"id":"https://openalex.org/keywords/biasing","display_name":"Biasing","score":0.46424850821495056},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.41958850622177124},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.2563219368457794},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.24629339575767517},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.22673147916793823},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1233704686164856}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7095901370048523},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6799618005752563},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6716041564941406},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.6514490842819214},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5977484583854675},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5648691058158875},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5514034032821655},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5471564531326294},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.5450681447982788},{"id":"https://openalex.org/C90915687","wikidata":"https://www.wikidata.org/wiki/Q63759","display_name":"Analog computer","level":2,"score":0.5350931882858276},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5012309551239014},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.5006213188171387},{"id":"https://openalex.org/C20254490","wikidata":"https://www.wikidata.org/wiki/Q719550","display_name":"Biasing","level":3,"score":0.46424850821495056},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.41958850622177124},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.2563219368457794},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.24629339575767517},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.22673147916793823},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1233704686164856},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcsi.2022.3216287","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2022.3216287","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},{"id":"pmh:oai:arXiv.org:2205.05664","is_oa":true,"landing_page_url":"http://arxiv.org/abs/2205.05664","pdf_url":"https://arxiv.org/pdf/2205.05664","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"}],"best_oa_location":{"id":"pmh:oai:arXiv.org:2205.05664","is_oa":true,"landing_page_url":"http://arxiv.org/abs/2205.05664","pdf_url":"https://arxiv.org/pdf/2205.05664","source":{"id":"https://openalex.org/S4306400194","display_name":"arXiv (Cornell University)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I205783295","host_organization_name":"Cornell University","host_organization_lineage":["https://openalex.org/I205783295"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"text"},"sustainable_development_goals":[{"score":0.9100000262260437,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":42,"referenced_works":["https://openalex.org/W333595474","https://openalex.org/W1528620860","https://openalex.org/W1563088657","https://openalex.org/W1587386427","https://openalex.org/W1595911881","https://openalex.org/W1977932115","https://openalex.org/W1988238855","https://openalex.org/W1999533217","https://openalex.org/W2007339694","https://openalex.org/W2032280027","https://openalex.org/W2035371449","https://openalex.org/W2079826846","https://openalex.org/W2120695048","https://openalex.org/W2139016795","https://openalex.org/W2140823559","https://openalex.org/W2143165612","https://openalex.org/W2145104756","https://openalex.org/W2152323008","https://openalex.org/W2153827622","https://openalex.org/W2159689941","https://openalex.org/W2160509435","https://openalex.org/W2182396527","https://openalex.org/W2289656557","https://openalex.org/W2311161367","https://openalex.org/W2346205343","https://openalex.org/W2518281301","https://openalex.org/W2527492855","https://openalex.org/W2569174358","https://openalex.org/W2620730044","https://openalex.org/W2735289987","https://openalex.org/W2758603753","https://openalex.org/W2766263125","https://openalex.org/W2948661249","https://openalex.org/W3101272433","https://openalex.org/W3127700773","https://openalex.org/W3167631183","https://openalex.org/W3169517138","https://openalex.org/W4205805718","https://openalex.org/W4221143462","https://openalex.org/W4243519499","https://openalex.org/W4313555735","https://openalex.org/W6696766256"],"related_works":["https://openalex.org/W1844317615","https://openalex.org/W3100919150","https://openalex.org/W3111330318","https://openalex.org/W1603142061","https://openalex.org/W2296682797","https://openalex.org/W1917800633","https://openalex.org/W2040573198","https://openalex.org/W2157642754","https://openalex.org/W2373371022","https://openalex.org/W2384009164"],"abstract_inverted_index":{"Analog":[0],"computing":[1,7,27,60,67],"is":[2],"attractive":[3],"compared":[4],"to":[5,9,38,80,135,165],"digital":[6,23,81],"due":[8,37],"its":[10],"potential":[11],"for":[12,62,89],"achieving":[13],"higher":[14,18],"computational":[15],"density":[16],"and":[17,46,92,164],"energy":[19],"efficiency.":[20],"However,":[21],"unlike":[22],"circuits,":[24],"conventional":[25],"analog":[26,59,66],"circuits":[28,69,103],"cannot":[29],"be":[30,72,87],"easily":[31,73],"mapped":[32,128,159],"across":[33,75,160],"different":[34,76],"process":[35,77,134],"nodes":[36],"differences":[39],"in":[40,111,167],"transistor":[41],"biasing":[42],"regimes,":[43],"temperature":[44],"variations":[45],"limited":[47],"dynamic":[48],"range.":[49],"In":[50],"this":[51],"work,":[52],"we":[53,97,118,144],"generalize":[54],"the":[55,121,147,161],"previously":[56],"reported":[57],"margin-propagation-based":[58],"framework":[61],"designing":[63],"novel":[64],"shape-based":[65],"(S-AC)":[68],"that":[70,107,120,146],"can":[71,85],"cross-mapped":[74],"nodes.":[78],"Similar":[79],"designs":[82,84],"S-AC":[83,102,152],"also":[86],"scaled":[88],"precision,":[90],"speed,":[91],"power.":[93],"As":[94],"a":[95,130,136,151],"proof-of-concept,":[96],"show":[98],"several":[99],"examples":[100],"of":[101,150],"implementing":[104],"mathematical":[105],"functions":[106],"are":[108],"commonly":[109],"used":[110],"machine":[112],"learning":[113],"architectures.":[114],"Using":[115],"circuit":[116,122],"simulations":[117],"demonstrate":[119,145],"input/output":[123],"characteristics":[124],"remain":[125],"robust":[126,157],"when":[127,158],"from":[129],"planar":[131],"CMOS":[132],"180nm":[133],"FinFET":[137],"7nm":[138],"process.":[139],"Also,":[140],"using":[141],"benchmark":[142],"datasets":[143],"classification":[148],"accuracy":[149],"based":[153],"neural":[154],"network":[155],"remains":[156],"two":[162],"processes":[163],"changes":[166],"temperature.":[168]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":8},{"year":2024,"cited_by_count":5},{"year":2023,"cited_by_count":3}],"updated_date":"2026-04-02T15:55:50.835912","created_date":"2025-10-10T00:00:00"}