{"id":"https://openalex.org/W4312965666","doi":"https://doi.org/10.1109/tcsi.2022.3215535","title":"ARBiS: A Hardware-Efficient SRAM CIM CNN Accelerator With Cyclic-Shift Weight Duplication and Parasitic-Capacitance Charge Sharing for AI Edge Application","display_name":"ARBiS: A Hardware-Efficient SRAM CIM CNN Accelerator With Cyclic-Shift Weight Duplication and Parasitic-Capacitance Charge Sharing for AI Edge Application","publication_year":2022,"publication_date":"2022-11-03","ids":{"openalex":"https://openalex.org/W4312965666","doi":"https://doi.org/10.1109/tcsi.2022.3215535"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2022.3215535","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2022.3215535","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5040236486","display_name":"Chenyang Zhao","orcid":"https://orcid.org/0000-0002-5054-8141"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Chenyang Zhao","raw_affiliation_strings":["Sate Key Laboratory of ASIC and System, School of Microelectronics, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0002-5054-8141","affiliations":[{"raw_affiliation_string":"Sate Key Laboratory of ASIC and System, School of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034082523","display_name":"Jinbei Fang","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jinbei Fang","raw_affiliation_strings":["Sate Key Laboratory of ASIC and System, School of Microelectronics, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Sate Key Laboratory of ASIC and System, School of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078773129","display_name":"Jingwen Jiang","orcid":"https://orcid.org/0009-0004-1479-0282"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jingwen Jiang","raw_affiliation_strings":["Sate Key Laboratory of ASIC and System, School of Microelectronics, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Sate Key Laboratory of ASIC and System, School of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034197769","display_name":"Xiaoyong Xue","orcid":"https://orcid.org/0000-0001-9001-4569"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaoyong Xue","raw_affiliation_strings":["Sate Key Laboratory of ASIC and System, School of Microelectronics, Fudan University, Shanghai, China"],"raw_orcid":"https://orcid.org/0000-0001-9001-4569","affiliations":[{"raw_affiliation_string":"Sate Key Laboratory of ASIC and System, School of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5115590332","display_name":"Xiaoyang Zeng","orcid":"https://orcid.org/0000-0003-3986-137X"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210132426","display_name":"Shanghai Fudan Microelectronics (China)","ror":"https://ror.org/02vfj3j86","country_code":"CN","type":"company","lineage":["https://openalex.org/I4210132426"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaoyang Zeng","raw_affiliation_strings":["Sate Key Laboratory of ASIC and System, School of Microelectronics, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Sate Key Laboratory of ASIC and System, School of Microelectronics, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I4210132426","https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5040236486"],"corresponding_institution_ids":["https://openalex.org/I24943067","https://openalex.org/I4210132426"],"apc_list":null,"apc_paid":null,"fwci":1.4779,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.81889544,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":99},"biblio":{"volume":"70","issue":"1","first_page":"364","last_page":"377"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7173324227333069},{"id":"https://openalex.org/keywords/convolutional-neural-network","display_name":"Convolutional neural network","score":0.508965015411377},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4846687614917755},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.44430503249168396},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.4421892762184143},{"id":"https://openalex.org/keywords/edge-device","display_name":"Edge device","score":0.4365118145942688},{"id":"https://openalex.org/keywords/computing-with-memory","display_name":"Computing with Memory","score":0.4163145422935486},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.39994850754737854},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.25948813557624817},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.23704153299331665},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.2123790681362152},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.20911738276481628},{"id":"https://openalex.org/keywords/cloud-computing","display_name":"Cloud computing","score":0.10389688611030579},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.10168758034706116}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7173324227333069},{"id":"https://openalex.org/C81363708","wikidata":"https://www.wikidata.org/wiki/Q17084460","display_name":"Convolutional neural network","level":2,"score":0.508965015411377},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4846687614917755},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.44430503249168396},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.4421892762184143},{"id":"https://openalex.org/C138236772","wikidata":"https://www.wikidata.org/wiki/Q25098575","display_name":"Edge device","level":3,"score":0.4365118145942688},{"id":"https://openalex.org/C152890283","wikidata":"https://www.wikidata.org/wiki/Q4129922","display_name":"Computing with Memory","level":5,"score":0.4163145422935486},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.39994850754737854},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.25948813557624817},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.23704153299331665},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.2123790681362152},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.20911738276481628},{"id":"https://openalex.org/C79974875","wikidata":"https://www.wikidata.org/wiki/Q483639","display_name":"Cloud computing","level":2,"score":0.10389688611030579},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.10168758034706116},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2022.3215535","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2022.3215535","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.9100000262260437}],"awards":[{"id":"https://openalex.org/G4092483499","display_name":null,"funder_award_id":"62274038","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G6200683350","display_name":null,"funder_award_id":"92164204","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G8713766289","display_name":null,"funder_award_id":"21TS1401200","funder_id":"https://openalex.org/F4320321885","funder_display_name":"Science and Technology Commission of Shanghai Municipality"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320321885","display_name":"Science and Technology Commission of Shanghai Municipality","ror":"https://ror.org/03kt66j61"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":52,"referenced_works":["https://openalex.org/W811768827","https://openalex.org/W1686810756","https://openalex.org/W1996982010","https://openalex.org/W2015604477","https://openalex.org/W2046103068","https://openalex.org/W2048266589","https://openalex.org/W2100483769","https://openalex.org/W2105175332","https://openalex.org/W2111186324","https://openalex.org/W2183341477","https://openalex.org/W2220689418","https://openalex.org/W2508602506","https://openalex.org/W2525543902","https://openalex.org/W2598061924","https://openalex.org/W2613989746","https://openalex.org/W2798554798","https://openalex.org/W2799404913","https://openalex.org/W2800129760","https://openalex.org/W2889005033","https://openalex.org/W2894696827","https://openalex.org/W2943765373","https://openalex.org/W2945149766","https://openalex.org/W2987467556","https://openalex.org/W2997869757","https://openalex.org/W3003821665","https://openalex.org/W3005901860","https://openalex.org/W3013080934","https://openalex.org/W3015432327","https://openalex.org/W3015655039","https://openalex.org/W3015980402","https://openalex.org/W3016014942","https://openalex.org/W3032986074","https://openalex.org/W3092083602","https://openalex.org/W3092137903","https://openalex.org/W3092585568","https://openalex.org/W3133754064","https://openalex.org/W3134304371","https://openalex.org/W3134526034","https://openalex.org/W3134703406","https://openalex.org/W3135835558","https://openalex.org/W3138828421","https://openalex.org/W3165929947","https://openalex.org/W3167271488","https://openalex.org/W3214143889","https://openalex.org/W4200067071","https://openalex.org/W4220958508","https://openalex.org/W4221038786","https://openalex.org/W4221086307","https://openalex.org/W4243519499","https://openalex.org/W4245731639","https://openalex.org/W4280530370","https://openalex.org/W6637373629"],"related_works":["https://openalex.org/W4392590355","https://openalex.org/W3151633427","https://openalex.org/W2212894501","https://openalex.org/W2793465010","https://openalex.org/W3046471834","https://openalex.org/W3082465740","https://openalex.org/W4390945455","https://openalex.org/W3109468088","https://openalex.org/W3103283503","https://openalex.org/W4372271774"],"abstract_inverted_index":{"Computing-in-memory":[0],"(CIM)":[1],"relieves":[2],"the":[3,9,23,38,59,77,90,109,117,164,170,188],"Von":[4],"Neumann":[5],"bottleneck":[6],"by":[7,57],"storing":[8],"weights":[10],"of":[11,26,112,153,167,199,206,232,240],"neural":[12,28],"networks":[13,29],"in":[14,31,45,141,184],"memory":[15,50,165,207],"arrays.":[16],"However,":[17],"two":[18],"challenges":[19],"still":[20,47],"exist,":[21],"hindering":[22],"efficient":[24],"acceleration":[25,140],"convolutional":[27],"(CNN)":[30],"artificial":[32],"intelligence":[33],"(AI)":[34],"edge":[35,143],"devices.":[36],"Firstly,":[37],"activations":[39],"for":[40,138,158],"sliding":[41],"window":[42],"(SW)":[43],"operations":[44,202],"CNN":[46,139],"bring":[48],"high":[49],"access":[51,208],"pressure.":[52,209],"This":[53],"can":[54],"be":[55],"alleviated":[56],"increasing":[58,116],"SW":[60,159,201],"parallelism,":[61],"but":[62],"simple":[63],"array":[64,69,171],"replication":[65],"suffers":[66],"from":[67,80],"poor":[68],"utilization":[70],"and":[71,134],"large":[72,94],"peripheral":[73],"circuits":[74],"overhead.":[75],"Secondly,":[76],"partial":[78,113],"sums":[79],"individual":[81],"CIM":[82,125],"arrays,":[83],"which":[84],"are":[85,104],"usually":[86],"accumulated":[87],"to":[88,97,107,162,179,186,226],"obtain":[89],"final":[91],"sum,":[92],"introduce":[93],"latency":[95],"due":[96],"enormous":[98],"shift-and-add":[99],"operations.":[100],"Moreover,":[101],"high-resolution":[102],"ADCs":[103,215],"also":[105],"needed":[106],"reduce":[108,163,187],"quantization":[110],"error":[111],"sums,":[114],"further":[115],"hardware":[118],"costs.":[119],"In":[120],"this":[121],"paper,":[122],"a":[123,150,228],"hardware-efficient":[124],"accelerator,":[126],"ARBiS,":[127],"is":[128,177,224],"proposed":[129],"with":[130,192,196,213,244],"improved":[131],"activation":[132],"reusability":[133],"bit-scalable":[135],"matrix-vector-multiplication":[136],"(MVM)":[137],"AI":[142],"applications.":[144],"The":[145,173],"cyclic-shift":[146],"weight":[147,160],"duplication":[148],"exploits":[149],"third":[151],"dimension":[152],"receptive":[154],"field":[155],"(RF)":[156],"depth":[157],"mapping":[161],"accesses":[166],"activations,":[168],"improving":[169],"utilization.":[172],"parasitic-capacitance":[174],"charge":[175],"sharing":[176],"employed":[178],"realize":[180,227],"high-precision":[181],"analog":[182],"MVM":[183],"order":[185],"ADC":[189,218],"cost.":[190],"Compared":[191],"conventional":[193],"architectures,":[194],"ARBiS":[195,211,222],"parallel":[197],"processing":[198],"9":[200],"achieves":[203],"56.6%~58.8%":[204],"alleviation":[205],"Meanwhile,":[210],"configured":[212],"8-bit":[214,245],"saves":[216],"92.53%~94.53%":[217],"energy":[219,237],"consumption.":[220],"An":[221],"accelerator":[223],"evaluated":[225],"computational":[229],"efficiency":[230,238],"(CE)":[231],"10.28":[233],"(10.43)":[234],"TOPS/mm2,":[235],"an":[236],"(EE)":[239],"91.19":[241],"(112.36)":[242],"TOPS/W":[243],"(4-bit)":[246],"ADCs,":[247],"achieving":[248],"<inline-formula":[249,258,267,276],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[250,259,268,277],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[251,260,269,278],"<tex-math":[252,261,270,279],"notation=\"LaTeX\">$11.4\\sim":[253],"11.7\\times":[254],"$":[255,264,273,282],"</tex-math></inline-formula>":[256,265,274,283],"(":[257,275],"notation=\"LaTeX\">$11.6\\sim":[262],"11.8\\times":[263],"),":[266],"notation=\"LaTeX\">$1.1\\sim":[271],"3.3\\times":[272],"notation=\"LaTeX\">$1.4\\sim":[280],"4\\times":[281],")":[284],"improvements":[285],"over":[286],"state-of-the-art":[287],"works,":[288],"respectively.":[289]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":7},{"year":2023,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}