{"id":"https://openalex.org/W4293812167","doi":"https://doi.org/10.1109/tcsi.2022.3201939","title":"A 6-to-7.5-GHz 54-fs<sub>rms</sub> Jitter Type-II Reference-Sampling PLL Featuring a Gain-Boosting Phase Detector for In-Band Phase-Noise Reduction","display_name":"A 6-to-7.5-GHz 54-fs<sub>rms</sub> Jitter Type-II Reference-Sampling PLL Featuring a Gain-Boosting Phase Detector for In-Band Phase-Noise Reduction","publication_year":2022,"publication_date":"2022-08-31","ids":{"openalex":"https://openalex.org/W4293812167","doi":"https://doi.org/10.1109/tcsi.2022.3201939"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2022.3201939","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2022.3201939","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108575617","display_name":"Tailong Xu","orcid":null},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]},{"id":"https://openalex.org/I39774598","display_name":"Hefei University","ror":"https://ror.org/01f5rdf64","country_code":"CN","type":"education","lineage":["https://openalex.org/I39774598"]}],"countries":["CN","MO"],"is_corresponding":true,"raw_author_name":"Tailong Xu","raw_affiliation_strings":["Department of ECE, Faculty of Science and Technology, State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Taipa, China","Department of Electronic Information Engineering, School of Advanced Manufacturing Engineering, Hefei University, Hefei, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of ECE, Faculty of Science and Technology, State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Taipa, China","institution_ids":["https://openalex.org/I204512498"]},{"raw_affiliation_string":"Department of Electronic Information Engineering, School of Advanced Manufacturing Engineering, Hefei University, Hefei, China","institution_ids":["https://openalex.org/I39774598"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044748270","display_name":"Shenke Zhong","orcid":"https://orcid.org/0000-0002-1975-211X"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":false,"raw_author_name":"Shenke Zhong","raw_affiliation_strings":["Department of ECE, Faculty of Science and Technology, State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Taipa, China"],"raw_orcid":"https://orcid.org/0000-0002-1975-211X","affiliations":[{"raw_affiliation_string":"Department of ECE, Faculty of Science and Technology, State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Taipa, China","institution_ids":["https://openalex.org/I204512498"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006541988","display_name":"Jun Yin","orcid":"https://orcid.org/0000-0002-4195-4551"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":false,"raw_author_name":"Jun Yin","raw_affiliation_strings":["Department of ECE, Faculty of Science and Technology, State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Taipa, China"],"raw_orcid":"https://orcid.org/0000-0002-4195-4551","affiliations":[{"raw_affiliation_string":"Department of ECE, Faculty of Science and Technology, State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Taipa, China","institution_ids":["https://openalex.org/I204512498"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058845450","display_name":"Pui\u2010In Mak","orcid":"https://orcid.org/0000-0002-3579-8740"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":false,"raw_author_name":"Pui-In Mak","raw_affiliation_strings":["Department of ECE, Faculty of Science and Technology, State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Taipa, China"],"raw_orcid":"https://orcid.org/0000-0002-3579-8740","affiliations":[{"raw_affiliation_string":"Department of ECE, Faculty of Science and Technology, State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Taipa, China","institution_ids":["https://openalex.org/I204512498"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5106943352","display_name":"Rui P. Martins","orcid":"https://orcid.org/0000-0003-2821-648X"},"institutions":[{"id":"https://openalex.org/I204512498","display_name":"University of Macau","ror":"https://ror.org/01r4q9n85","country_code":"MO","type":"education","lineage":["https://openalex.org/I204512498"]}],"countries":["MO"],"is_corresponding":false,"raw_author_name":"Rui P. Martins","raw_affiliation_strings":["Department of ECE, Faculty of Science and Technology, State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Taipa, China"],"raw_orcid":"https://orcid.org/0000-0003-2821-648X","affiliations":[{"raw_affiliation_string":"Department of ECE, Faculty of Science and Technology, State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Taipa, China","institution_ids":["https://openalex.org/I204512498"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5108575617"],"corresponding_institution_ids":["https://openalex.org/I204512498","https://openalex.org/I39774598"],"apc_list":null,"apc_paid":null,"fwci":1.6626,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":{"value":0.83522152,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":"69","issue":"12","first_page":"4774","last_page":"4786"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.6777739524841309},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.5666694045066833},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.49362432956695557},{"id":"https://openalex.org/keywords/boosting","display_name":"Boosting (machine learning)","score":0.48629817366600037},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.47534653544425964},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4301307499408722},{"id":"https://openalex.org/keywords/voltage-doubler","display_name":"Voltage doubler","score":0.426008403301239},{"id":"https://openalex.org/keywords/phase-margin","display_name":"Phase margin","score":0.41057974100112915},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3947203457355499},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.363502562046051},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.35855770111083984},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3260882496833801},{"id":"https://openalex.org/keywords/voltage-reference","display_name":"Voltage reference","score":0.28310927748680115},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.24384725093841553},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21341446042060852},{"id":"https://openalex.org/keywords/dropout-voltage","display_name":"Dropout voltage","score":0.08375588059425354},{"id":"https://openalex.org/keywords/operational-amplifier","display_name":"Operational amplifier","score":0.0677545964717865}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.6777739524841309},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.5666694045066833},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.49362432956695557},{"id":"https://openalex.org/C46686674","wikidata":"https://www.wikidata.org/wiki/Q466303","display_name":"Boosting (machine learning)","level":2,"score":0.48629817366600037},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.47534653544425964},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4301307499408722},{"id":"https://openalex.org/C106224450","wikidata":"https://www.wikidata.org/wiki/Q117903","display_name":"Voltage doubler","level":5,"score":0.426008403301239},{"id":"https://openalex.org/C81455027","wikidata":"https://www.wikidata.org/wiki/Q7180955","display_name":"Phase margin","level":5,"score":0.41057974100112915},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3947203457355499},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.363502562046051},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.35855770111083984},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3260882496833801},{"id":"https://openalex.org/C44351266","wikidata":"https://www.wikidata.org/wiki/Q1465532","display_name":"Voltage reference","level":3,"score":0.28310927748680115},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.24384725093841553},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21341446042060852},{"id":"https://openalex.org/C15032970","wikidata":"https://www.wikidata.org/wiki/Q851210","display_name":"Dropout voltage","level":4,"score":0.08375588059425354},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.0677545964717865},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2022.3201939","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2022.3201939","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8399999737739563}],"awards":[{"id":"https://openalex.org/G3678921673","display_name":null,"funder_award_id":"MYRG2018-00220-AMSV","funder_id":"https://openalex.org/F4320322841","funder_display_name":"Universidade de Macau"}],"funders":[{"id":"https://openalex.org/F4320322841","display_name":"Universidade de Macau","ror":"https://ror.org/01r4q9n85"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":54,"referenced_works":["https://openalex.org/W1530571791","https://openalex.org/W1975256196","https://openalex.org/W2072473787","https://openalex.org/W2097406868","https://openalex.org/W2102596261","https://openalex.org/W2131053965","https://openalex.org/W2139625690","https://openalex.org/W2142053335","https://openalex.org/W2142610168","https://openalex.org/W2288286056","https://openalex.org/W2342426112","https://openalex.org/W2479115835","https://openalex.org/W2559073178","https://openalex.org/W2744067478","https://openalex.org/W2746945439","https://openalex.org/W2780454010","https://openalex.org/W2885350572","https://openalex.org/W2899996489","https://openalex.org/W2913416661","https://openalex.org/W2921886179","https://openalex.org/W2921945517","https://openalex.org/W2962846423","https://openalex.org/W2972695498","https://openalex.org/W2990700108","https://openalex.org/W3000264207","https://openalex.org/W3004354595","https://openalex.org/W3015726451","https://openalex.org/W3040994238","https://openalex.org/W3092293138","https://openalex.org/W3094095022","https://openalex.org/W3106605462","https://openalex.org/W3132889034","https://openalex.org/W3135892526","https://openalex.org/W3137025691","https://openalex.org/W3157646419","https://openalex.org/W3159713479","https://openalex.org/W3176167732","https://openalex.org/W3183851816","https://openalex.org/W3184923034","https://openalex.org/W3186283937","https://openalex.org/W3194760575","https://openalex.org/W3201131231","https://openalex.org/W3214302083","https://openalex.org/W4220717521","https://openalex.org/W4220813364","https://openalex.org/W4280580466","https://openalex.org/W6675652195","https://openalex.org/W6696526775","https://openalex.org/W6743205199","https://openalex.org/W6760304811","https://openalex.org/W6770511612","https://openalex.org/W6776020940","https://openalex.org/W6809126612","https://openalex.org/W6809971168"],"related_works":["https://openalex.org/W1994021281","https://openalex.org/W2139484866","https://openalex.org/W2474043983","https://openalex.org/W2008250178","https://openalex.org/W2566880546","https://openalex.org/W2078513307","https://openalex.org/W2544336511","https://openalex.org/W2144737022","https://openalex.org/W1978186604","https://openalex.org/W2124954209"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,11,41,125,152],"type-II":[4,134],"reference-sampling":[5,14],"(RS)":[6],"phase-locked":[7],"loop":[8],"(PLL)":[9],"exploiting":[10],"novel":[12],"gain-boosting":[13,29,80,88,109],"phase":[15,22,33,67,99],"detector":[16],"(RSPD)":[17],"to":[18,35,46,151],"reduce":[19],"the":[20,32,36,48,55,58,66,71,76,79,87,94,98,108,118,133,167],"in-band":[21],"noise":[23,68],"and":[24,39,82,100,110,121,146,166],"RMS":[25,138],"jitter.":[26],"The":[27,60,105,159],"proposed":[28],"RSPD":[30,62,81],"converts":[31],"error":[34,38],"voltage":[37,44,50,101,120],"utilizes":[40],"passive":[42],"switched-capacitor":[43],"multiplier":[45],"amplify":[47],"sampled":[49,119],"error,":[51],"which":[52],"effectively":[53],"increases":[54],"gain":[56,63],"of":[57,140,156],"RSPD.":[59],"boosted":[61],"helps":[64],"suppress":[65],"contributed":[69],"from":[70,85],"gm":[72,83],"cell.":[73],"To":[74],"prevent":[75],"transistors":[77],"in":[78,130],"cell":[84],"breakdown,":[86],"function":[89],"is":[90,113,163,170],"only":[91],"activated":[92],"during":[93],"locked":[95],"state":[96],"when":[97],"errors":[102],"are":[103],"small.":[104],"switching":[106],"between":[107],"normal":[111],"modes":[112],"realized":[114],"automatically":[115],"by":[116],"monitoring":[117],"comparing":[122],"it":[123],"with":[124],"pre-defined":[126],"threshold":[127],"window.":[128],"Fabricated":[129],"65-nm":[131],"CMOS,":[132],"RS-PLL":[135],"measures":[136],"an":[137],"jitter":[139,153],"54":[141],"fs":[142],"at":[143],"6.75":[144],"GHz":[145],"consumes":[147],"7.1":[148],"mW,":[149],"corresponding":[150],"figure-of-merit":[154],"(FoMjitter)":[155],"\u2212256.8":[157],"dB.":[158],"measured":[160],"reference":[161],"spur":[162],"\u221262.6":[164],"dBc,":[165],"active":[168],"area":[169],"0.25":[171],"mm2.":[172]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":9},{"year":2024,"cited_by_count":7},{"year":2023,"cited_by_count":2}],"updated_date":"2026-04-25T08:17:42.794288","created_date":"2025-10-10T00:00:00"}