{"id":"https://openalex.org/W4292826036","doi":"https://doi.org/10.1109/tcsi.2022.3199440","title":"HD-CIM: Hybrid-Device Computing-In-Memory Structure Based on MRAM and SRAM to Reduce Weight Loading Energy of Neural Networks","display_name":"HD-CIM: Hybrid-Device Computing-In-Memory Structure Based on MRAM and SRAM to Reduce Weight Loading Energy of Neural Networks","publication_year":2022,"publication_date":"2022-08-23","ids":{"openalex":"https://openalex.org/W4292826036","doi":"https://doi.org/10.1109/tcsi.2022.3199440"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2022.3199440","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2022.3199440","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100420104","display_name":"He Zhang","orcid":"https://orcid.org/0000-0001-9262-3106"},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"He Zhang","raw_affiliation_strings":["School of Integrated Circuit Science and Engineering, Fert Beijing Institute, Beihang University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuit Science and Engineering, Fert Beijing Institute, Beihang University, Beijing, China","institution_ids":["https://openalex.org/I82880672"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011086884","display_name":"Junzhan Liu","orcid":"https://orcid.org/0009-0008-0295-5309"},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Junzhan Liu","raw_affiliation_strings":["School of Integrated Circuit Science and Engineering, Fert Beijing Institute, Beihang University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuit Science and Engineering, Fert Beijing Institute, Beihang University, Beijing, China","institution_ids":["https://openalex.org/I82880672"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039457645","display_name":"Jinyu Bai","orcid":"https://orcid.org/0000-0001-9369-0327"},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jinyu Bai","raw_affiliation_strings":["School of Integrated Circuit Science and Engineering, Fert Beijing Institute, Beihang University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuit Science and Engineering, Fert Beijing Institute, Beihang University, Beijing, China","institution_ids":["https://openalex.org/I82880672"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100326560","display_name":"Sai Li","orcid":"https://orcid.org/0000-0003-0253-843X"},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Sai Li","raw_affiliation_strings":["School of Integrated Circuit Science and Engineering, Shen Yuan Honors College, Fert Beijing Institute, Beihang University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuit Science and Engineering, Shen Yuan Honors College, Fert Beijing Institute, Beihang University, Beijing, China","institution_ids":["https://openalex.org/I82880672"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086449520","display_name":"Lichuan Luo","orcid":null},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lichuan Luo","raw_affiliation_strings":["School of Integrated Circuit Science and Engineering, Fert Beijing Institute, Beihang University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuit Science and Engineering, Fert Beijing Institute, Beihang University, Beijing, China","institution_ids":["https://openalex.org/I82880672"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018740715","display_name":"Shaoqian Wei","orcid":"https://orcid.org/0000-0002-5453-0627"},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Shaoqian Wei","raw_affiliation_strings":["School of Integrated Circuit Science and Engineering, Fert Beijing Institute, Beihang University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuit Science and Engineering, Fert Beijing Institute, Beihang University, Beijing, China","institution_ids":["https://openalex.org/I82880672"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049342097","display_name":"Jianxin Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jianxin Wu","raw_affiliation_strings":["School of Integrated Circuit Science and Engineering, Fert Beijing Institute, Beihang University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuit Science and Engineering, Fert Beijing Institute, Beihang University, Beijing, China","institution_ids":["https://openalex.org/I82880672"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100381646","display_name":"Wang Kang","orcid":"https://orcid.org/0000-0002-3169-6034"},"institutions":[{"id":"https://openalex.org/I82880672","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56","country_code":"CN","type":"education","lineage":["https://openalex.org/I82880672"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wang Kang","raw_affiliation_strings":["School of Integrated Circuit Science and Engineering, Fert Beijing Institute, Beihang University, Beijing, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuit Science and Engineering, Fert Beijing Institute, Beihang University, Beijing, China","institution_ids":["https://openalex.org/I82880672"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5100420104"],"corresponding_institution_ids":["https://openalex.org/I82880672"],"apc_list":null,"apc_paid":null,"fwci":2.3786,"has_fulltext":false,"cited_by_count":26,"citation_normalized_percentile":{"value":0.8891194,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"69","issue":"11","first_page":"4465","last_page":"4474"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8840500116348267},{"id":"https://openalex.org/keywords/magnetoresistive-random-access-memory","display_name":"Magnetoresistive random-access memory","score":0.7083977460861206},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.6768112182617188},{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.6222280263900757},{"id":"https://openalex.org/keywords/non-volatile-random-access-memory","display_name":"Non-volatile random-access memory","score":0.604834794998169},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5975638628005981},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5684211850166321},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5089859962463379},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.45547863841056824},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.44199874997138977},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.4266323149204254},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.3341209888458252},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.32138967514038086},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.270435631275177},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.22245308756828308},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.10923567414283752}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8840500116348267},{"id":"https://openalex.org/C46891859","wikidata":"https://www.wikidata.org/wiki/Q1061546","display_name":"Magnetoresistive random-access memory","level":3,"score":0.7083977460861206},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.6768112182617188},{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.6222280263900757},{"id":"https://openalex.org/C34172316","wikidata":"https://www.wikidata.org/wiki/Q499024","display_name":"Non-volatile random-access memory","level":5,"score":0.604834794998169},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5975638628005981},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5684211850166321},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5089859962463379},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.45547863841056824},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.44199874997138977},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.4266323149204254},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.3341209888458252},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.32138967514038086},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.270435631275177},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.22245308756828308},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.10923567414283752},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2022.3199440","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2022.3199440","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.9100000262260437}],"awards":[{"id":"https://openalex.org/G3616855805","display_name":null,"funder_award_id":"Z211100002121014","funder_id":"https://openalex.org/F4320325902","funder_display_name":"Beijing Municipal Science and Technology Commission"},{"id":"https://openalex.org/G4558745858","display_name":null,"funder_award_id":"61871008","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G4646307021","display_name":null,"funder_award_id":"230121102","funder_id":"https://openalex.org/F4320321125","funder_display_name":"Beihang University"},{"id":"https://openalex.org/G8184513839","display_name":null,"funder_award_id":"Z201100006820042","funder_id":"https://openalex.org/F4320325902","funder_display_name":"Beijing Municipal Science and Technology Commission"}],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320321125","display_name":"Beihang University","ror":"https://ror.org/00wk2mp56"},{"id":"https://openalex.org/F4320325902","display_name":"Beijing Municipal Science and Technology Commission","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":43,"referenced_works":["https://openalex.org/W1567302070","https://openalex.org/W1985330137","https://openalex.org/W2082690044","https://openalex.org/W2094756095","https://openalex.org/W2097117768","https://openalex.org/W2194775991","https://openalex.org/W2289252105","https://openalex.org/W2433248078","https://openalex.org/W2527492855","https://openalex.org/W2540279855","https://openalex.org/W2756862799","https://openalex.org/W2792893539","https://openalex.org/W2794141774","https://openalex.org/W2801055138","https://openalex.org/W2909180686","https://openalex.org/W2919115771","https://openalex.org/W2922487710","https://openalex.org/W2946090344","https://openalex.org/W2963163009","https://openalex.org/W2964182350","https://openalex.org/W3000301330","https://openalex.org/W3016147292","https://openalex.org/W3016245653","https://openalex.org/W3017968097","https://openalex.org/W3093799822","https://openalex.org/W3097655915","https://openalex.org/W3107913576","https://openalex.org/W3114479342","https://openalex.org/W3117804044","https://openalex.org/W3134244351","https://openalex.org/W3134703406","https://openalex.org/W3134925155","https://openalex.org/W3139521791","https://openalex.org/W3140772298","https://openalex.org/W3155456425","https://openalex.org/W3164217046","https://openalex.org/W3164913974","https://openalex.org/W3207552913","https://openalex.org/W3209341468","https://openalex.org/W4232909776","https://openalex.org/W6637373629","https://openalex.org/W6800087528","https://openalex.org/W6800874877"],"related_works":["https://openalex.org/W2372007526","https://openalex.org/W2903040985","https://openalex.org/W1993178305","https://openalex.org/W4235980920","https://openalex.org/W871606772","https://openalex.org/W2022937429","https://openalex.org/W3096220267","https://openalex.org/W2532920256","https://openalex.org/W2148274083","https://openalex.org/W2390049373"],"abstract_inverted_index":{"SRAM":[0,88],"based":[1,86,187],"computing-in-memory":[2,83],"(SRAM-CIM)":[3],"techniques":[4],"have":[5,53],"been":[6],"widely":[7],"studied":[8],"for":[9],"neural":[10],"networks":[11],"(NNs)":[12],"to":[13,37,54,120,138],"solve":[14],"the":[15,21,24,29,38,49,97,122,140,148,180],"\u201cVon":[16],"Neumann":[17],"bottleneck\u201d.":[18],"However,":[19],"as":[20,62,193],"scale":[22],"of":[23,44],"NN":[25,50,98,149,190],"model":[26],"increasingly":[27],"expands,":[28],"weight":[30,51,99,150],"cannot":[31],"be":[32,55],"fully":[33],"stored":[34,102],"on-chip":[35,104],"owing":[36],"big":[39],"device":[40],"size":[41],"(limited":[42],"capacity)":[43],"SRAM.":[45],"In":[46,76,94],"this":[47,77],"case,":[48],"data":[52,100,123,151],"frequently":[56],"loaded":[57,108],"from":[58,176],"external":[59],"memories,":[60],"such":[61,192],"DRAM":[63],"and":[64,73,89,106,115,128,183,196],"Flash":[65],"memory,":[66],"which":[67,161],"results":[68,145],"in":[69,103,118,154,172],"high":[70],"energy":[71,114,153,181,211],"consumption":[72],"low":[74],"efficiency.":[75,212],"paper,":[78],"we":[79],"propose":[80],"a":[81,130],"hybrid-device":[82],"(HD-CIM)":[84],"architecture":[85],"on":[87,188],"MRAM":[90,105,127,133],"(magnetic":[91],"random-access":[92],"memory).":[93],"our":[95,155],"HD-CIM,":[96],"are":[101,107,185],"into":[109],"SRAM-CIM":[110],"core,":[111],"significantly":[112],"reducing":[113],"latency.":[116],"Besides,":[117],"order":[119],"improve":[121,201],"transfer":[124],"efficiency":[125,184],"between":[126],"SRAM,":[129],"high-speed":[131],"pipelined":[132],"readout":[134],"structure":[135],"is":[136,157,162],"proposed":[137],"reduce":[139],"BL":[141],"charging":[142],"time.":[143],"Our":[144,198],"show":[146],"that":[147,175],"loading":[152],"design":[156,199],"only":[158],"0.242":[159],"pJ/bit,":[160],"289":[163],"<inline-formula":[164,202],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[165,203],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[166,204],"<tex-math":[167,205],"notation=\"LaTeX\">$\\times":[168],"$":[169],"</tex-math></inline-formula>":[170,210],"less":[171],"comparison":[173],"with":[174],"off-chip":[177],"DRAM.":[178],"Moreover,":[179],"breakdown":[182],"analyzed":[186],"different":[189],"models,":[191],"VGG19,":[194],"ResNet18":[195],"MobileNetV1.":[197],"can":[200],"notation=\"LaTeX\">$\\mathbf":[206],"{58\\times":[207],"\\,\\,to\\,\\,124\\times":[208],"}$":[209]},"counts_by_year":[{"year":2025,"cited_by_count":9},{"year":2024,"cited_by_count":8},{"year":2023,"cited_by_count":8},{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}