{"id":"https://openalex.org/W4293370535","doi":"https://doi.org/10.1109/tcsi.2022.3199218","title":"High-Throughput FPGA-Compatible TRNG Architecture Exploiting Multistimuli Metastable Cells","display_name":"High-Throughput FPGA-Compatible TRNG Architecture Exploiting Multistimuli Metastable Cells","publication_year":2022,"publication_date":"2022-08-26","ids":{"openalex":"https://openalex.org/W4293370535","doi":"https://doi.org/10.1109/tcsi.2022.3199218"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2022.3199218","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2022.3199218","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://hdl.handle.net/11573/1654883","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016342533","display_name":"Riccardo Della Sala","orcid":"https://orcid.org/0000-0001-9990-4875"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Riccardo Della Sala","raw_affiliation_strings":["Dipartimento di Ingegneria Elettronica e Telecomunicazioni (DIET), Sapienza University of Rome, Rome, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria Elettronica e Telecomunicazioni (DIET), Sapienza University of Rome, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090882290","display_name":"Davide Bellizia","orcid":"https://orcid.org/0000-0002-6947-4410"},"institutions":[{"id":"https://openalex.org/I95674353","display_name":"UCLouvain","ror":"https://ror.org/02495e989","country_code":"BE","type":"education","lineage":["https://openalex.org/I95674353"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Davide Bellizia","raw_affiliation_strings":["ICTEAM-Crypto Group, Universit&#x00E9; Catholique de Louvain, Louvain-la-Neuve, Belgium"],"affiliations":[{"raw_affiliation_string":"ICTEAM-Crypto Group, Universit&#x00E9; Catholique de Louvain, Louvain-la-Neuve, Belgium","institution_ids":["https://openalex.org/I95674353"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010336494","display_name":"Giuseppe Scotti","orcid":"https://orcid.org/0000-0002-5650-8212"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Giuseppe Scotti","raw_affiliation_strings":["Dipartimento di Ingegneria Elettronica e Telecomunicazioni (DIET), Sapienza University of Rome, Rome, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Ingegneria Elettronica e Telecomunicazioni (DIET), Sapienza University of Rome, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5016342533"],"corresponding_institution_ids":["https://openalex.org/I861853513"],"apc_list":null,"apc_paid":null,"fwci":5.6081,"has_fulltext":false,"cited_by_count":58,"citation_normalized_percentile":{"value":0.9712279,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":100},"biblio":{"volume":"69","issue":"12","first_page":"4886","last_page":"4897"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11017","display_name":"Chaos-based Image/Signal Encryption","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11017","display_name":"Chaos-based Image/Signal Encryption","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12162","display_name":"Cellular Automata and Applications","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7501184344291687},{"id":"https://openalex.org/keywords/nist","display_name":"NIST","score":0.7341846823692322},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5912616848945618},{"id":"https://openalex.org/keywords/random-number-generation","display_name":"Random number generation","score":0.5887219309806824},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5631794929504395},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.4694753587245941},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.44872021675109863},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4436545670032501},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.396776020526886},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3123956322669983},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.2140606939792633},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1486082673072815}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7501184344291687},{"id":"https://openalex.org/C111219384","wikidata":"https://www.wikidata.org/wiki/Q6954384","display_name":"NIST","level":2,"score":0.7341846823692322},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5912616848945618},{"id":"https://openalex.org/C201866948","wikidata":"https://www.wikidata.org/wiki/Q228206","display_name":"Random number generation","level":2,"score":0.5887219309806824},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5631794929504395},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.4694753587245941},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.44872021675109863},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4436545670032501},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.396776020526886},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3123956322669983},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2140606939792633},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1486082673072815},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C204321447","wikidata":"https://www.wikidata.org/wiki/Q30642","display_name":"Natural language processing","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcsi.2022.3199218","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2022.3199218","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},{"id":"pmh:oai:iris.uniroma1.it:11573/1654883","is_oa":true,"landing_page_url":"https://hdl.handle.net/11573/1654883","pdf_url":null,"source":{"id":"https://openalex.org/S4377196107","display_name":"IRIS Research product catalog (Sapienza University of Rome)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"pmh:oai:iris.uniroma1.it:11573/1654883","is_oa":true,"landing_page_url":"https://hdl.handle.net/11573/1654883","pdf_url":null,"source":{"id":"https://openalex.org/S4377196107","display_name":"IRIS Research product catalog (Sapienza University of Rome)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"},"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.4699999988079071}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":37,"referenced_works":["https://openalex.org/W170084955","https://openalex.org/W609951012","https://openalex.org/W1517403092","https://openalex.org/W1565273324","https://openalex.org/W1568780897","https://openalex.org/W1717406790","https://openalex.org/W1964723977","https://openalex.org/W2092798673","https://openalex.org/W2117205818","https://openalex.org/W2128457641","https://openalex.org/W2128563079","https://openalex.org/W2161890359","https://openalex.org/W2524910869","https://openalex.org/W2570954692","https://openalex.org/W2783355591","https://openalex.org/W2784781042","https://openalex.org/W2908207594","https://openalex.org/W2946946742","https://openalex.org/W2947486590","https://openalex.org/W2954169045","https://openalex.org/W2971887892","https://openalex.org/W3012270870","https://openalex.org/W3015238778","https://openalex.org/W3033735051","https://openalex.org/W3107348029","https://openalex.org/W3140517496","https://openalex.org/W3196375111","https://openalex.org/W3196521403","https://openalex.org/W3201551371","https://openalex.org/W3207886650","https://openalex.org/W4210923567","https://openalex.org/W4214898075","https://openalex.org/W4226249155","https://openalex.org/W4232122552","https://openalex.org/W6641304879","https://openalex.org/W6764377991","https://openalex.org/W6801200741"],"related_works":["https://openalex.org/W2106922437","https://openalex.org/W2807901368","https://openalex.org/W2158491338","https://openalex.org/W2133733652","https://openalex.org/W2072658171","https://openalex.org/W2606392311","https://openalex.org/W4385956668","https://openalex.org/W2900895161","https://openalex.org/W4380838366","https://openalex.org/W2539884462"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,17,62,122,130],"True":[4],"Random":[5],"Number":[6],"Generator":[7],"(TRNG)":[8],"exploiting":[9],"latched-XOR":[10],"(LX)":[11],"gates":[12],"and":[13,46,84,95,106,165],"its":[14,118],"implementation":[15,111],"on":[16],"Xilinx":[18],"Spartan":[19],"6":[20],"FPGA":[21,110],"device.":[22],"The":[23,74,109,135],"proposed":[24,75,154],"LX-TRNG":[25],"aims":[26],"at":[27],"improving":[28],"the":[29,41,54,102,138,150,153,158],"Throughput":[30],"(TP)":[31],"of":[32,43,66,72,137,140,152],"conventional":[33],"ring":[34],"oscillators":[35],"(ROs)":[36],"based":[37],"TRNGs":[38],"by":[39],"combining":[40],"effect":[42],"latches":[44],"metastability":[45],"ROs":[47],"jitter.":[48],"Measurements":[49],"results":[50],"have":[51],"demonstrated":[52],"that":[53],"generated":[55],"bitstreams":[56,163],"show":[57],"very":[58,88],"good":[59,89],"randomness":[60],"exhibiting":[61],"byte":[63],"(bit)":[64],"entropy":[65,164],"7.9979":[67],"(0.9997),":[68],"according":[69],"to":[70,156],"T8-test":[71],"AIS-31.":[73],"TRNG":[76,155],"has":[77,148],"also":[78],"been":[79],"extensively":[80],"tested":[81],"under":[82],"voltage":[83,105],"temperature":[85,107],"variations":[86],"showing":[87],"robustness.":[90],"In":[91],"particular":[92],"both":[93],"NIST\u2019s":[94],"AIS-31":[96],"tests":[97],"are":[98],"passed":[99],"for":[100],"all":[101],"considered":[103],"supply":[104],"ranges.":[108],"occupies":[112],"only":[113],"9":[114],"Slices":[115],"and,":[116],"despite":[117],"compactness,":[119],"it":[120],"exhibits":[121],"throughput":[123],"as":[124,126],"high":[125],"12.5":[127],"Mbit/s":[128],"with":[129],"50":[131],"MHz":[132],"operating":[133],"frequency.":[134],"computation":[136],"figure":[139],"merit":[141],"<inline-formula":[142],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[143],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[144],"<tex-math":[145],"notation=\"LaTeX\">$FOM_{E}$":[146],"</tex-math></inline-formula>":[147],"shown":[149],"capability":[151],"optimize":[157],"trade-off":[159],"between":[160],"hardware":[161],"resources,":[162],"throughput,":[166],"outperforming":[167],"previous":[168],"works.":[169]},"counts_by_year":[{"year":2026,"cited_by_count":3},{"year":2025,"cited_by_count":22},{"year":2024,"cited_by_count":15},{"year":2023,"cited_by_count":16},{"year":2022,"cited_by_count":2}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}