{"id":"https://openalex.org/W4285135680","doi":"https://doi.org/10.1109/tcsi.2022.3186810","title":"Area-Efficient Finite Field Multiplication Using Hybrid SET-MOS Technology","display_name":"Area-Efficient Finite Field Multiplication Using Hybrid SET-MOS Technology","publication_year":2022,"publication_date":"2022-07-01","ids":{"openalex":"https://openalex.org/W4285135680","doi":"https://doi.org/10.1109/tcsi.2022.3186810"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2022.3186810","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2022.3186810","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://scholar.uwindsor.ca/cgi/viewcontent.cgi?article=10262&context=etd","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100374113","display_name":"Chen Zhang","orcid":"https://orcid.org/0000-0002-3306-9317"},"institutions":[{"id":"https://openalex.org/I74413500","display_name":"University of Windsor","ror":"https://ror.org/01gw3d370","country_code":"CA","type":"education","lineage":["https://openalex.org/I74413500"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Chen Zhang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Windsor, Windsor, ON, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Windsor, Windsor, ON, Canada","institution_ids":["https://openalex.org/I74413500"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059655735","display_name":"Huapeng Wu","orcid":"https://orcid.org/0000-0001-6759-6038"},"institutions":[{"id":"https://openalex.org/I74413500","display_name":"University of Windsor","ror":"https://ror.org/01gw3d370","country_code":"CA","type":"education","lineage":["https://openalex.org/I74413500"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Huapeng Wu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Windsor, Windsor, ON, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Windsor, Windsor, ON, Canada","institution_ids":["https://openalex.org/I74413500"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052446707","display_name":"Chunhong Chen","orcid":"https://orcid.org/0000-0003-2437-5424"},"institutions":[{"id":"https://openalex.org/I74413500","display_name":"University of Windsor","ror":"https://ror.org/01gw3d370","country_code":"CA","type":"education","lineage":["https://openalex.org/I74413500"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Chunhong Chen","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Windsor, Windsor, ON, Canada"],"raw_orcid":"https://orcid.org/0000-0003-2437-5424","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Windsor, Windsor, ON, Canada","institution_ids":["https://openalex.org/I74413500"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I74413500"],"apc_list":null,"apc_paid":null,"fwci":1.5487,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.86339505,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"69","issue":"11","first_page":"4358","last_page":"4366"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11693","display_name":"Cryptography and Residue Arithmetic","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11693","display_name":"Cryptography and Residue Arithmetic","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10237","display_name":"Cryptography and Data Security","score":0.9923999905586243,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11130","display_name":"Coding theory and cryptography","score":0.9905999898910522,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiplication","display_name":"Multiplication (music)","score":0.7055057287216187},{"id":"https://openalex.org/keywords/xor-gate","display_name":"XOR gate","score":0.6818393468856812},{"id":"https://openalex.org/keywords/finite-field","display_name":"Finite field","score":0.6160275936126709},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6102257370948792},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5561860799789429},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5328800082206726},{"id":"https://openalex.org/keywords/polynomial","display_name":"Polynomial","score":0.4897587299346924},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3132026791572571},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.2985079288482666},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.29348140954971313},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.28107190132141113},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15235620737075806},{"id":"https://openalex.org/keywords/discrete-mathematics","display_name":"Discrete mathematics","score":0.14270317554473877}],"concepts":[{"id":"https://openalex.org/C2780595030","wikidata":"https://www.wikidata.org/wiki/Q3860309","display_name":"Multiplication (music)","level":2,"score":0.7055057287216187},{"id":"https://openalex.org/C28495749","wikidata":"https://www.wikidata.org/wiki/Q155516","display_name":"XOR gate","level":3,"score":0.6818393468856812},{"id":"https://openalex.org/C77926391","wikidata":"https://www.wikidata.org/wiki/Q603880","display_name":"Finite field","level":2,"score":0.6160275936126709},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6102257370948792},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5561860799789429},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5328800082206726},{"id":"https://openalex.org/C90119067","wikidata":"https://www.wikidata.org/wiki/Q43260","display_name":"Polynomial","level":2,"score":0.4897587299346924},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3132026791572571},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2985079288482666},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.29348140954971313},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.28107190132141113},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15235620737075806},{"id":"https://openalex.org/C118615104","wikidata":"https://www.wikidata.org/wiki/Q121416","display_name":"Discrete mathematics","level":1,"score":0.14270317554473877},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tcsi.2022.3186810","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2022.3186810","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},{"id":"pmh:oai:scholar.uwindsor.ca:etd-10262","is_oa":true,"landing_page_url":"https://scholar.uwindsor.ca/cgi/viewcontent.cgi?article=10262&context=etd","pdf_url":null,"source":{"id":"https://openalex.org/S4306400430","display_name":"Scholarship at UWindsor (University of Windsor)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I74413500","host_organization_name":"University of Windsor","host_organization_lineage":["https://openalex.org/I74413500"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Electronic Theses and Dissertations","raw_type":"dissertation"}],"best_oa_location":{"id":"pmh:oai:scholar.uwindsor.ca:etd-10262","is_oa":true,"landing_page_url":"https://scholar.uwindsor.ca/cgi/viewcontent.cgi?article=10262&context=etd","pdf_url":null,"source":{"id":"https://openalex.org/S4306400430","display_name":"Scholarship at UWindsor (University of Windsor)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I74413500","host_organization_name":"University of Windsor","host_organization_lineage":["https://openalex.org/I74413500"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Electronic Theses and Dissertations","raw_type":"dissertation"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1508193711","https://openalex.org/W1566706564","https://openalex.org/W1967380110","https://openalex.org/W1968889316","https://openalex.org/W2001180707","https://openalex.org/W2028826090","https://openalex.org/W2046896539","https://openalex.org/W2105927689","https://openalex.org/W2108453186","https://openalex.org/W2111459803","https://openalex.org/W2127115545","https://openalex.org/W2156279885","https://openalex.org/W2161626761","https://openalex.org/W2164821623","https://openalex.org/W2262258835","https://openalex.org/W4210440004","https://openalex.org/W4230082450","https://openalex.org/W4232836212","https://openalex.org/W4289126832","https://openalex.org/W4297629219"],"related_works":["https://openalex.org/W3014521742","https://openalex.org/W3093936885","https://openalex.org/W2617868873","https://openalex.org/W3204141294","https://openalex.org/W1610354793","https://openalex.org/W1999931468","https://openalex.org/W2078863749","https://openalex.org/W4324372618","https://openalex.org/W1559823796","https://openalex.org/W2533041985"],"abstract_inverted_index":{"Single-electron":[0],"transistors":[1,93],"(SETs)":[2],"exhibit":[3],"a":[4],"unique":[5],"characteristic":[6],"of":[7,40,43,119],"Coulomb":[8],"oscillation":[9],"which":[10,62],"can":[11,26,75,111],"find":[12],"many":[13],"digital":[14],"applications":[15],"with":[16,33,90],"area":[17,37,79,101],"efficiency.":[18],"More":[19],"specifically,":[20],"both":[21],"MOS":[22],"and":[23,94],"SET":[24],"devices":[25],"be":[27],"used":[28],"to":[29,123],"implement":[30],"XOR":[31,52],"gates":[32,53],"almost":[34],"the":[35,41,57,64,78,106],"same":[36],"costs":[38],"regardless":[39],"number":[42],"their":[44,124],"inputs,":[45],"outperforming":[46],"pure":[47],"CMOS":[48,126],"solutions.":[49],"As":[50],"multiple-input":[51],"are":[54],"abundant":[55],"in":[56,68,117],"finite":[58],"field":[59],"polynomial":[60,87],"multiplication":[61,88,98],"represents":[63],"most":[65],"frequent":[66],"computation":[67],"elliptic":[69],"curve":[70],"cryptosystem,":[71],"hybrid":[72,91,108],"SET-MOS":[73,92,109],"technology":[74],"substantially":[76],"reduce":[77],"cost":[80],"for":[81,99],"this":[82],"application.":[83],"This":[84],"paper":[85],"presents":[86],"architectures":[89],"explores":[95],"Karatsuba-algorithm":[96],"based":[97],"further":[100],"optimization.":[102],"Simulations":[103],"show":[104],"that":[105],"proposed":[107],"implementations":[110],"typically":[112],"provide":[113],"around":[114],"37%":[115],"savings":[116],"terms":[118],"gate":[120],"count":[121],"compared":[122],"traditional":[125],"counterparts.":[127]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}