{"id":"https://openalex.org/W4285121457","doi":"https://doi.org/10.1109/tcsi.2022.3183296","title":"Accurate Crosstalk Noise Modeling and Analysis of Non-Identical Lossy Interconnections Using Convex Optimization Method","display_name":"Accurate Crosstalk Noise Modeling and Analysis of Non-Identical Lossy Interconnections Using Convex Optimization Method","publication_year":2022,"publication_date":"2022-06-22","ids":{"openalex":"https://openalex.org/W4285121457","doi":"https://doi.org/10.1109/tcsi.2022.3183296"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2022.3183296","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2022.3183296","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020840380","display_name":"Fatemeh Zahedi","orcid":"https://orcid.org/0000-0001-5282-2581"},"institutions":[{"id":"https://openalex.org/I48379061","display_name":"Shahid Beheshti University","ror":"https://ror.org/0091vmj44","country_code":"IR","type":"education","lineage":["https://openalex.org/I48379061"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"Fatemeh Zahedi","raw_affiliation_strings":["Faculty of Electrical Engineering, Shahid Beheshti University, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering, Shahid Beheshti University, Tehran, Iran","institution_ids":["https://openalex.org/I48379061"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034177408","display_name":"Esfandiar Mehrshahi","orcid":"https://orcid.org/0000-0003-3025-0126"},"institutions":[{"id":"https://openalex.org/I48379061","display_name":"Shahid Beheshti University","ror":"https://ror.org/0091vmj44","country_code":"IR","type":"education","lineage":["https://openalex.org/I48379061"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Esfandiar Mehrshahi","raw_affiliation_strings":["Faculty of Electrical Engineering, Shahid Beheshti University, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering, Shahid Beheshti University, Tehran, Iran","institution_ids":["https://openalex.org/I48379061"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5006710857","display_name":"Ali Jahanian","orcid":"https://orcid.org/0000-0003-2292-4135"},"institutions":[{"id":"https://openalex.org/I48379061","display_name":"Shahid Beheshti University","ror":"https://ror.org/0091vmj44","country_code":"IR","type":"education","lineage":["https://openalex.org/I48379061"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Ali Jahanian","raw_affiliation_strings":["Faculty of Computer Science and Engineering, Shahid Beheshti University, Tehran, Iran"],"affiliations":[{"raw_affiliation_string":"Faculty of Computer Science and Engineering, Shahid Beheshti University, Tehran, Iran","institution_ids":["https://openalex.org/I48379061"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5020840380"],"corresponding_institution_ids":["https://openalex.org/I48379061"],"apc_list":null,"apc_paid":null,"fwci":0.7319,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.68401932,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"69","issue":"10","first_page":"4168","last_page":"4176"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/crosstalk","display_name":"Crosstalk","score":0.786507248878479},{"id":"https://openalex.org/keywords/lossy-compression","display_name":"Lossy compression","score":0.5497678518295288},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5380513072013855},{"id":"https://openalex.org/keywords/regular-polygon","display_name":"Regular polygon","score":0.5092583894729614},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5025489330291748},{"id":"https://openalex.org/keywords/notation","display_name":"Notation","score":0.49171143770217896},{"id":"https://openalex.org/keywords/capacitive-coupling","display_name":"Capacitive coupling","score":0.4847140312194824},{"id":"https://openalex.org/keywords/convex-optimization","display_name":"Convex optimization","score":0.4487515687942505},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.43274474143981934},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.378950297832489},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.35335978865623474},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2836955487728119},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.16978353261947632},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16478809714317322},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.09250032901763916},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.08876436948776245}],"concepts":[{"id":"https://openalex.org/C169822122","wikidata":"https://www.wikidata.org/wiki/Q230187","display_name":"Crosstalk","level":2,"score":0.786507248878479},{"id":"https://openalex.org/C165021410","wikidata":"https://www.wikidata.org/wiki/Q55564","display_name":"Lossy compression","level":2,"score":0.5497678518295288},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5380513072013855},{"id":"https://openalex.org/C112680207","wikidata":"https://www.wikidata.org/wiki/Q714886","display_name":"Regular polygon","level":2,"score":0.5092583894729614},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5025489330291748},{"id":"https://openalex.org/C45357846","wikidata":"https://www.wikidata.org/wiki/Q2001982","display_name":"Notation","level":2,"score":0.49171143770217896},{"id":"https://openalex.org/C68278764","wikidata":"https://www.wikidata.org/wiki/Q444167","display_name":"Capacitive coupling","level":3,"score":0.4847140312194824},{"id":"https://openalex.org/C157972887","wikidata":"https://www.wikidata.org/wiki/Q463359","display_name":"Convex optimization","level":3,"score":0.4487515687942505},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.43274474143981934},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.378950297832489},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.35335978865623474},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2836955487728119},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.16978353261947632},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16478809714317322},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.09250032901763916},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.08876436948776245},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2022.3183296","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2022.3183296","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":56,"referenced_works":["https://openalex.org/W646329100","https://openalex.org/W1851073490","https://openalex.org/W1990679103","https://openalex.org/W1991680123","https://openalex.org/W2007882900","https://openalex.org/W2027281548","https://openalex.org/W2042882340","https://openalex.org/W2050222944","https://openalex.org/W2063055928","https://openalex.org/W2075664962","https://openalex.org/W2076359258","https://openalex.org/W2076802185","https://openalex.org/W2104470240","https://openalex.org/W2104965545","https://openalex.org/W2106933609","https://openalex.org/W2108368155","https://openalex.org/W2120530870","https://openalex.org/W2121793199","https://openalex.org/W2123692429","https://openalex.org/W2124221357","https://openalex.org/W2125788370","https://openalex.org/W2126672869","https://openalex.org/W2127012121","https://openalex.org/W2130061614","https://openalex.org/W2130187293","https://openalex.org/W2131381926","https://openalex.org/W2133137966","https://openalex.org/W2133224839","https://openalex.org/W2133365606","https://openalex.org/W2136679308","https://openalex.org/W2137544658","https://openalex.org/W2139032741","https://openalex.org/W2139804265","https://openalex.org/W2143096499","https://openalex.org/W2145383128","https://openalex.org/W2150435291","https://openalex.org/W2153203942","https://openalex.org/W2154363431","https://openalex.org/W2155569707","https://openalex.org/W2165208933","https://openalex.org/W2167801005","https://openalex.org/W2202886821","https://openalex.org/W2204738537","https://openalex.org/W2275232934","https://openalex.org/W2483461661","https://openalex.org/W2583507132","https://openalex.org/W2793593790","https://openalex.org/W2808391713","https://openalex.org/W2946529610","https://openalex.org/W2951658654","https://openalex.org/W2997740193","https://openalex.org/W3034800987","https://openalex.org/W3103339143","https://openalex.org/W3207225942","https://openalex.org/W4206399587","https://openalex.org/W4250589301"],"related_works":["https://openalex.org/W1995805316","https://openalex.org/W2387503788","https://openalex.org/W2059658550","https://openalex.org/W2803920876","https://openalex.org/W50067980","https://openalex.org/W2999957348","https://openalex.org/W2964219139","https://openalex.org/W4287903946","https://openalex.org/W3042625184","https://openalex.org/W2343292875"],"abstract_inverted_index":{"Recent":[0],"studies":[1,80],"on":[2,9],"integrated":[3,187],"circuits":[4],"interconnections":[5,49],"are":[6,81,120,142],"mainly":[7],"concentrated":[8],"the":[10,18,36,46,67,85,89,98,109,111,124,133,151,155],"analysis":[11],"of":[12,30,45,88,100,132,154],"crosstalk":[13,42,71,129],"and":[14,23,43,52,60,69,103,113,140,146,164],"delay,":[15],"by":[16],"taking":[17],"trade-off":[19],"between":[20],"accuracy,":[21],"speed,":[22],"complexity":[24],"into":[25],"consideration.":[26],"The":[27,127,166],"new":[28],"idea":[29],"this":[31,56],"paper":[32],"is":[33,63,158,169],"to":[34,40,65,83,122,138,171,184],"apply":[35],"convex":[37],"optimization":[38],"method":[39,157],"analyze":[41,84],"delay":[44],"lossy":[47],"coupled":[48,90,179],"in":[50,72,97],"identical":[51],"non-identical":[53],"forms.":[54],"For":[55],"purpose,":[57],"a":[58,73],"simple":[59],"comprehensive":[61],"model":[62,135,168,185],"proposed":[64,134,156,167],"cover":[66],"functional":[68],"dynamic":[70],"computationally-effective":[74],"way.":[75],"More":[76],"specifically,":[77],"various":[78],"case":[79],"determined":[82],"transient":[86],"response":[87],"transmission":[91],"lines":[92],"with":[93,136],"arbitrary":[94],"excitation":[95],"sources":[96],"presence":[99],"both":[101],"capacitive":[102],"inductive":[104],"coupling":[105],"characteristics.":[106],"To":[107],"validate":[108],"model,":[110],"numerical":[112],"Advanced":[114],"Design":[115],"System":[116],"(ADS)":[117],"simulation":[118],"results":[119],"compared":[121],"indicate":[123],"desired":[125],"accuracy.":[126],"calculated":[128],"percentage":[130],"error":[131],"respect":[137],"ADS":[139,163],"HSPICE":[141],"less":[143],"than":[144,162],"1.03%":[145],"1.19%,":[147],"respectively.":[148],"In":[149],"addition,":[150],"computational":[152],"speed":[153],"about":[159],"twice":[160],"higher":[161],"HSPICE.":[165],"extendible":[170],"handle":[172],"<inline-formula":[173],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[174],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[175],"<tex-math":[176],"notation=\"LaTeX\">${N}$":[177],"</tex-math></inline-formula>":[178],"lines,":[180],"making":[181],"it":[182],"appropriate":[183],"complex":[186],"circuit":[188],"interconnections.":[189]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}