{"id":"https://openalex.org/W4285220244","doi":"https://doi.org/10.1109/tcsi.2022.3173563","title":"Improved Multistage Continuous-Time Pipelined Analog-to-Digital Converters and the Implicit Decimation Property","display_name":"Improved Multistage Continuous-Time Pipelined Analog-to-Digital Converters and the Implicit Decimation Property","publication_year":2022,"publication_date":"2022-05-27","ids":{"openalex":"https://openalex.org/W4285220244","doi":"https://doi.org/10.1109/tcsi.2022.3173563"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2022.3173563","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2022.3173563","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046754976","display_name":"Saravana Manivannan","orcid":"https://orcid.org/0000-0001-7975-0186"},"institutions":[{"id":"https://openalex.org/I154851008","display_name":"Indian Institute of Technology Roorkee","ror":"https://ror.org/00582g326","country_code":"IN","type":"education","lineage":["https://openalex.org/I154851008"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Saravana Kumar Manivannan","raw_affiliation_strings":["Department of Electronics and Communication Engineering, Indian Institute of Technology Roorkee, Roorkee, India"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, Indian Institute of Technology Roorkee, Roorkee, India","institution_ids":["https://openalex.org/I154851008"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5056930703","display_name":"Shanthi Pavan","orcid":"https://orcid.org/0000-0002-6938-8491"},"institutions":[{"id":"https://openalex.org/I24676775","display_name":"Indian Institute of Technology Madras","ror":"https://ror.org/03v0r5n49","country_code":"IN","type":"facility","lineage":["https://openalex.org/I24676775"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Shanthi Pavan","raw_affiliation_strings":["Department of Electrical Engineering, IIT Madras, Chennai, India"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, IIT Madras, Chennai, India","institution_ids":["https://openalex.org/I24676775"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5046754976"],"corresponding_institution_ids":["https://openalex.org/I154851008"],"apc_list":null,"apc_paid":null,"fwci":0.8005,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.66884853,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"69","issue":"8","first_page":"3102","last_page":"3113"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/decimation","display_name":"Decimation","score":0.8332911729812622},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.6743079423904419},{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.5396443009376526},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5312727689743042},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4901667535305023},{"id":"https://openalex.org/keywords/transfer-function","display_name":"Transfer function","score":0.48954734206199646},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.369026780128479},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.36613479256629944},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.3643494248390198},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19862401485443115},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.17028340697288513},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.09764641523361206},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.08308514952659607},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08220070600509644}],"concepts":[{"id":"https://openalex.org/C173642442","wikidata":"https://www.wikidata.org/wiki/Q1253346","display_name":"Decimation","level":3,"score":0.8332911729812622},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.6743079423904419},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.5396443009376526},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5312727689743042},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4901667535305023},{"id":"https://openalex.org/C81299745","wikidata":"https://www.wikidata.org/wiki/Q334269","display_name":"Transfer function","level":2,"score":0.48954734206199646},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.369026780128479},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.36613479256629944},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.3643494248390198},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19862401485443115},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.17028340697288513},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.09764641523361206},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.08308514952659607},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08220070600509644}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2022.3173563","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2022.3173563","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320334771","display_name":"Science and Engineering Research Board","ror":"https://ror.org/03ffdsr55"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W2144864162","https://openalex.org/W2177872670","https://openalex.org/W2417627908","https://openalex.org/W2564508492","https://openalex.org/W2749655596","https://openalex.org/W2758716033","https://openalex.org/W2780413837","https://openalex.org/W2799584164","https://openalex.org/W2912871978","https://openalex.org/W3015634660","https://openalex.org/W3118468152","https://openalex.org/W3145227576"],"related_works":["https://openalex.org/W2340678901","https://openalex.org/W3029686646","https://openalex.org/W1513711368","https://openalex.org/W1526941731","https://openalex.org/W2081696344","https://openalex.org/W1524890377","https://openalex.org/W2355495591","https://openalex.org/W3106295919","https://openalex.org/W1551613892","https://openalex.org/W2351093380"],"abstract_inverted_index":{"The":[0,104,122],"continuous-time":[1,17],"pipeline":[2],"(CTP)":[3],"analog-to-digital":[4],"converter":[5,123],"is":[6,85,107],"an":[7],"emerging":[8],"technique":[9],"that":[10,63],"combines":[11],"the":[12,33,46,50,64,78,82,89,100,144],"benefits":[13,51],"of":[14,35,45,52,81],"pipelining":[15],"with":[16,26,57,109,131],"operation.":[18],"Prior-art":[19],"multistage":[20],"CTP":[21,71,115],"ADCs":[22],"have":[23],"employed":[24],"stages":[25,44],"identical":[27],"transfer":[28,40],"functions.":[29],"This":[30,84],"work":[31],"proposes":[32],"use":[34],"non-identical":[36],"(and":[37],"appropriately":[38,98],"chosen)":[39],"functions":[41],"for":[42],"different":[43],"pipeline.":[47],"We":[48,60],"investigate":[49],"this":[53],"approach":[54],"when":[55],"compared":[56],"conventional":[58],"techniques.":[59],"also":[61],"demonstrate":[62],"sharp":[65],"filtering":[66],"offered":[67],"by":[68,87,97],"a":[69,93,113,118,128],"multi-stage":[70],"can":[72],"be":[73],"exploited":[74],"to":[75],"implicitly":[76],"decimate":[77],"output":[79],"sequence":[80],"converter.":[83],"accomplished":[86],"clocking":[88],"back-end":[90,145],"ADC":[91],"at":[92,135,147],"lower":[94],"rate,":[95],"and":[96],"modifying":[99],"digital":[101],"reconstruction":[102],"filters.":[103],"implicit-decimation":[105],"theory":[106],"supported":[108],"measurement":[110],"results":[111],"from":[112],"three-stage":[114],"designed":[116],"in":[117,127],"65nm":[119],"CMOS":[120],"process.":[121],"achieves":[124],"70.4dB":[125],"SNDR":[126],"100MHz":[129],"bandwidth":[130],"its":[132],"front-end":[133],"operating":[134],"<inline-formula":[136,148],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[137,149],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[138,150],"<tex-math":[139,151],"notation=\"LaTeX\">$f_{s}\\,{=}\\,800$":[140],"</tex-math></inline-formula>":[141,153],"MHz,":[142],"while":[143],"samples":[146],"notation=\"LaTeX\">$f_{s}/2$":[152],".":[154]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":7},{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}