{"id":"https://openalex.org/W4287734813","doi":"https://doi.org/10.1109/tcsi.2022.3168420","title":"THx2 Programmable Logic Block Architecture for Clockless Asynchronous FPGAs","display_name":"THx2 Programmable Logic Block Architecture for Clockless Asynchronous FPGAs","publication_year":2022,"publication_date":"2022-04-28","ids":{"openalex":"https://openalex.org/W4287734813","doi":"https://doi.org/10.1109/tcsi.2022.3168420"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2022.3168420","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2022.3168420","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5031863054","display_name":"John M. Emmert","orcid":"https://orcid.org/0000-0002-6074-535X"},"institutions":[{"id":"https://openalex.org/I63135867","display_name":"University of Cincinnati","ror":"https://ror.org/01e3m7079","country_code":"US","type":"education","lineage":["https://openalex.org/I63135867"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"John M. Emmert","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, University of Cincinnati, Cincinnati, OH, USA"],"raw_orcid":"https://orcid.org/0000-0002-6074-535X","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, University of Cincinnati, Cincinnati, OH, USA","institution_ids":["https://openalex.org/I63135867"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026889437","display_name":"Anvesh Perumalla","orcid":null},"institutions":[{"id":"https://openalex.org/I63135867","display_name":"University of Cincinnati","ror":"https://ror.org/01e3m7079","country_code":"US","type":"education","lineage":["https://openalex.org/I63135867"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Anvesh K. Perumalla","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, University of Cincinnati, Cincinnati, OH, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, University of Cincinnati, Cincinnati, OH, USA","institution_ids":["https://openalex.org/I63135867"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055282152","display_name":"Tristan J. Hudson","orcid":"https://orcid.org/0000-0001-5594-4103"},"institutions":[{"id":"https://openalex.org/I63135867","display_name":"University of Cincinnati","ror":"https://ror.org/01e3m7079","country_code":"US","type":"education","lineage":["https://openalex.org/I63135867"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tristan J. Hudson","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, University of Cincinnati, Cincinnati, OH, USA"],"raw_orcid":"https://orcid.org/0000-0001-5594-4103","affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, University of Cincinnati, Cincinnati, OH, USA","institution_ids":["https://openalex.org/I63135867"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5017567806","display_name":"L. Concha","orcid":null},"institutions":[{"id":"https://openalex.org/I63135867","display_name":"University of Cincinnati","ror":"https://ror.org/01e3m7079","country_code":"US","type":"education","lineage":["https://openalex.org/I63135867"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Luis M. Concha","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, University of Cincinnati, Cincinnati, OH, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, University of Cincinnati, Cincinnati, OH, USA","institution_ids":["https://openalex.org/I63135867"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I63135867"],"apc_list":null,"apc_paid":null,"fwci":0.2027,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.50965379,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":"69","issue":"7","first_page":"2906","last_page":"2915"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/programmable-logic-array","display_name":"Programmable logic array","score":0.6506790518760681},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.6263112425804138},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.5735995769500732},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.5119398832321167},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5082323551177979},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.44982051849365234},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.42577311396598816},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.41918304562568665},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.39999887347221375},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.39922618865966797},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.36093810200691223},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.22198385000228882},{"id":"https://openalex.org/keywords/combinatorics","display_name":"Combinatorics","score":0.08779644966125488}],"concepts":[{"id":"https://openalex.org/C182322920","wikidata":"https://www.wikidata.org/wiki/Q2112217","display_name":"Programmable logic array","level":3,"score":0.6506790518760681},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.6263112425804138},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.5735995769500732},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.5119398832321167},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5082323551177979},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.44982051849365234},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.42577311396598816},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.41918304562568665},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.39999887347221375},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.39922618865966797},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.36093810200691223},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.22198385000228882},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.08779644966125488},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2022.3168420","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2022.3168420","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G6331216707","display_name":"Phase I IUCRC University of Cincinnati: Center for Hardware and Embedded System Security and Trust (CHEST)","funder_award_id":"1916722","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":37,"referenced_works":["https://openalex.org/W1504392714","https://openalex.org/W1514480347","https://openalex.org/W1583151409","https://openalex.org/W1584248169","https://openalex.org/W1604136049","https://openalex.org/W1837001584","https://openalex.org/W1975165972","https://openalex.org/W1976955200","https://openalex.org/W1977850862","https://openalex.org/W1992723344","https://openalex.org/W1992964615","https://openalex.org/W2010800225","https://openalex.org/W2054242451","https://openalex.org/W2097624522","https://openalex.org/W2099664430","https://openalex.org/W2117299791","https://openalex.org/W2120428980","https://openalex.org/W2121914493","https://openalex.org/W2124618076","https://openalex.org/W2126255765","https://openalex.org/W2126590585","https://openalex.org/W2134849712","https://openalex.org/W2137978379","https://openalex.org/W2139637699","https://openalex.org/W2142200380","https://openalex.org/W2152406824","https://openalex.org/W2154909745","https://openalex.org/W2161998562","https://openalex.org/W2981098153","https://openalex.org/W3008936728","https://openalex.org/W3015979471","https://openalex.org/W3083615186","https://openalex.org/W3128516589","https://openalex.org/W4234937017","https://openalex.org/W4248469525","https://openalex.org/W4299556571","https://openalex.org/W6769093222"],"related_works":["https://openalex.org/W1512285683","https://openalex.org/W4234601000","https://openalex.org/W2139569078","https://openalex.org/W2135636985","https://openalex.org/W2197466303","https://openalex.org/W2187918628","https://openalex.org/W4239388060","https://openalex.org/W1607849496","https://openalex.org/W2170504327","https://openalex.org/W2526300902"],"abstract_inverted_index":{"To":[0,156],"address":[1],"some":[2],"of":[3,6,57,71,98,112,187,194,218],"the":[4,78,144,158,188,192,195,226],"challenges":[5],"asynchronous":[7,14,154,209],"design,":[8],"we":[9,25,117,168],"propose":[10],"a":[11,41,47,54,64,68,88,109,170,232],"new,":[12],"decomposable":[13,134],"logic":[15,38,49,124,130,138,153,201,211,228],"block":[16,139,212,229],"architecture":[17],"based":[18,142],"on":[19,143],"our":[20,119],"TH$x2$programmable":[21],"threshold":[22,31,82],"cell,":[23,125,131],"and":[24,73,80,102,132,147,165,176,197,222],"use":[26],"it":[27,106,203,223],"to":[28,86],"implement":[29,53],"common":[30,173],"functions":[32],"found":[33],"in":[34,74],"asynchronous,":[35],"null":[36,75,151],"convention":[37,76,152],"circuits.":[39],"At":[40],"minimum,":[42],"programmable":[43,48,227],"gate":[44,122,128,136,199],"arrays":[45],"require":[46],"cell":[50,95,146,160],"that":[51,63],"can":[52],"complete":[55,69,110,233],"set":[56,70,111],"logic.":[58,113],"It":[59],"is":[60,96,216],"well":[61],"known":[62],"NAND":[65,91],"function":[66],"forms":[67,108],"logic,":[72,77],"TH12":[79,101,164],"TH22":[81,103,166],"cells":[83],"are":[84],"used":[85],"form":[87],"basic":[89],"two-input":[90],"function.":[92],"The":[93,183],"TH$x2$threshold":[94,145,159,189],"capable":[97],"performing":[99],"both":[100,163,181],"operations,":[104],"so":[105],"too":[107],"In":[114],"this":[115],"paper,":[116],"present":[118],"eight-transistor":[120],"mask-programmable":[121],"array":[123,129,137,200],"16-transistor":[126],"field-programmable":[127,135,198,210],"new":[133],"architecture,":[140,230],"all":[141],"suitable":[148],"for":[149,162,180,207],"implementing":[150],"functions.":[155],"minimize":[157],"area":[161],"modes,":[167],"designed":[169],"layout":[171],"with":[172,191],"Euler":[174],"paths":[175],"no":[177],"diffusion":[178],"breaks":[179],"modes.":[182],"highly":[184],"compact":[185],"nature":[186],"cell\u2013along":[190],"symmetry":[193],"mask-":[196],"cells\u2013made":[202],"an":[204,208,219],"ideal":[205],"candidate":[206],"structure.":[213],"This":[214],"paper":[215],"part":[217],"ongoing":[220],"project,":[221],"only":[224],"addresses":[225],"not":[231],"FPGA":[234],"fabric.":[235]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-07-29T09:40:50.615796","created_date":"2025-10-10T00:00:00"}