{"id":"https://openalex.org/W4226264929","doi":"https://doi.org/10.1109/tcsi.2022.3165152","title":"A Comprehensive and Unified Procedure for Symbolic Analysis of Analog Circuits","display_name":"A Comprehensive and Unified Procedure for Symbolic Analysis of Analog Circuits","publication_year":2022,"publication_date":"2022-04-21","ids":{"openalex":"https://openalex.org/W4226264929","doi":"https://doi.org/10.1109/tcsi.2022.3165152"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2022.3165152","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2022.3165152","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086004026","display_name":"Reza Hashemian","orcid":"https://orcid.org/0000-0002-0028-7078"},"institutions":[{"id":"https://openalex.org/I102502594","display_name":"Northern Illinois University","ror":"https://ror.org/012wxa772","country_code":"US","type":"education","lineage":["https://openalex.org/I102502594"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Reza Hashemian","raw_affiliation_strings":["Department of Electrical Engineering, Northern Illinois University, DeKalb, IL, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Northern Illinois University, DeKalb, IL, USA","institution_ids":["https://openalex.org/I102502594"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5086004026"],"corresponding_institution_ids":["https://openalex.org/I102502594"],"apc_list":null,"apc_paid":null,"fwci":0.2744,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.51294624,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":"69","issue":"7","first_page":"2819","last_page":"2831"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6214473247528076},{"id":"https://openalex.org/keywords/network-analysis","display_name":"Network analysis","score":0.5814130902290344},{"id":"https://openalex.org/keywords/symbolic-data-analysis","display_name":"Symbolic data analysis","score":0.5772563815116882},{"id":"https://openalex.org/keywords/representation","display_name":"Representation (politics)","score":0.5728884339332581},{"id":"https://openalex.org/keywords/linear-circuit","display_name":"Linear circuit","score":0.5353538990020752},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4566591680049896},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.41444632411003113},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.4131462275981903},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.41312333941459656},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3426259160041809},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.24501922726631165},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22156789898872375},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.2153637707233429},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.14377382397651672},{"id":"https://openalex.org/keywords/combinatorics","display_name":"Combinatorics","score":0.07845723628997803}],"concepts":[{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6214473247528076},{"id":"https://openalex.org/C32946077","wikidata":"https://www.wikidata.org/wiki/Q618079","display_name":"Network analysis","level":2,"score":0.5814130902290344},{"id":"https://openalex.org/C65620979","wikidata":"https://www.wikidata.org/wiki/Q7661176","display_name":"Symbolic data analysis","level":2,"score":0.5772563815116882},{"id":"https://openalex.org/C2776359362","wikidata":"https://www.wikidata.org/wiki/Q2145286","display_name":"Representation (politics)","level":3,"score":0.5728884339332581},{"id":"https://openalex.org/C194571574","wikidata":"https://www.wikidata.org/wiki/Q2251187","display_name":"Linear circuit","level":4,"score":0.5353538990020752},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4566591680049896},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.41444632411003113},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.4131462275981903},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.41312333941459656},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3426259160041809},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.24501922726631165},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22156789898872375},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.2153637707233429},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.14377382397651672},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.07845723628997803},{"id":"https://openalex.org/C94625758","wikidata":"https://www.wikidata.org/wiki/Q7163","display_name":"Politics","level":2,"score":0.0},{"id":"https://openalex.org/C17744445","wikidata":"https://www.wikidata.org/wiki/Q36442","display_name":"Political science","level":0,"score":0.0},{"id":"https://openalex.org/C199539241","wikidata":"https://www.wikidata.org/wiki/Q7748","display_name":"Law","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2022.3165152","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2022.3165152","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W58381900","https://openalex.org/W625187745","https://openalex.org/W1603128821","https://openalex.org/W1900693380","https://openalex.org/W1965912917","https://openalex.org/W1991018982","https://openalex.org/W1997157664","https://openalex.org/W2038798548","https://openalex.org/W2044505382","https://openalex.org/W2044944892","https://openalex.org/W2045492822","https://openalex.org/W2053290735","https://openalex.org/W2055847615","https://openalex.org/W2112119407","https://openalex.org/W2119897603","https://openalex.org/W2138586928","https://openalex.org/W2162861151","https://openalex.org/W2490614397","https://openalex.org/W2560908936","https://openalex.org/W2566512655","https://openalex.org/W2610217233","https://openalex.org/W2883117558","https://openalex.org/W2911892692","https://openalex.org/W3027669460","https://openalex.org/W3157982832","https://openalex.org/W4234403638"],"related_works":["https://openalex.org/W2356048238","https://openalex.org/W2728962687","https://openalex.org/W2100955979","https://openalex.org/W1556171578","https://openalex.org/W2736010003","https://openalex.org/W2073207032","https://openalex.org/W1984812621","https://openalex.org/W2105957093","https://openalex.org/W2184908786","https://openalex.org/W2137982690"],"abstract_inverted_index":{"The":[0,66],"objective":[1],"here":[2],"is":[3,50,69,83,100,133,153,181],"to":[4,52,57,102],"develop":[5],"a":[6,39,53,58,75,142],"uniform":[7],"and":[8,47,64,78,112,191],"comprehensive":[9],"procedure":[10],"for":[11,163,174,196],"symbolic":[12,197],"analysis":[13,177,190],"of":[14,20,25,88,94,97,105,109,119,136,171,199],"linear":[15],"circuits":[16,165],"using":[17],"the":[18,21,26,36,86,89,92,95,98,103,106,110,113,120,134,137,159,169,188],"Sum":[19],"Tree":[22],"Products":[23],"(STP)":[24],"circuit.":[27,81],"We":[28],"achieve":[29],"this":[30,131,158],"goal":[31],"in":[32,130],"two":[33,73],"stages.":[34],"In":[35],"first":[37],"stage":[38],"circuit":[40,59,68,77,99,189],"with":[41,60,141],"active":[42,164],"devices,":[43],"such":[44],"as":[45,166,168],"VCCSs":[46],"I/O":[48,175],"ports,":[49],"changed":[51],"nullor":[54,67],"circuit,":[55,111],"i.e.,":[56,91],"only":[61],"passive":[62,76,107],"components":[63],"nullors.":[65],"also":[70],"partitioned":[71],"into":[72],"parts,":[74],"an":[79],"all-nullor":[80,125],"It":[82,152,180],"shown":[84,154],"that":[85,155,185],"magnitude":[87],"STP,":[90],"determinant":[93],"NAM,":[96],"equal":[101],"STP":[104,121,139],"portion":[108],"sign":[114],"(0,":[115],"1,":[116],"or":[117],"\u22121)":[118],"comes":[122],"from":[123],"its":[124],"part.":[126],"Another":[127],"significant":[128],"development":[129],"presentation":[132],"replacement":[135],"regular":[138],"methodology":[140],"rather":[143],"new":[144,183],"Admittance":[145],"Method":[146],"(":[147],"<italic":[148],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[149],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">AM</i>":[150],").":[151],"by":[156],"doing":[157],"entire":[160],"two-graph":[161],"theory":[162],"well":[167],"use":[170],"2-tree":[172],"procedures":[173],"ports":[176],"are":[178],"eliminated.":[179],"these":[182],"developments":[184],"substantially":[186],"simplifies":[187],"makes":[192],"it":[193],"quite":[194],"efficient":[195],"representation":[198],"transfer":[200],"functions.":[201]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}