{"id":"https://openalex.org/W4226443758","doi":"https://doi.org/10.1109/tcsi.2022.3160693","title":"FPGA-NHAP: A General FPGA-Based Neuromorphic Hardware Acceleration Platform With High Speed and Low Power","display_name":"FPGA-NHAP: A General FPGA-Based Neuromorphic Hardware Acceleration Platform With High Speed and Low Power","publication_year":2022,"publication_date":"2022-03-30","ids":{"openalex":"https://openalex.org/W4226443758","doi":"https://doi.org/10.1109/tcsi.2022.3160693"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2022.3160693","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2022.3160693","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100365628","display_name":"Yijun Liu","orcid":"https://orcid.org/0000-0002-5272-6570"},"institutions":[{"id":"https://openalex.org/I139024713","display_name":"Guangdong University of Technology","ror":"https://ror.org/04azbjn80","country_code":"CN","type":"education","lineage":["https://openalex.org/I139024713"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Yijun Liu","raw_affiliation_strings":["School of Integrated Circuits, Guangdong University of Technology, Guangzhou, China"],"affiliations":[{"raw_affiliation_string":"School of Integrated Circuits, Guangdong University of Technology, Guangzhou, China","institution_ids":["https://openalex.org/I139024713"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076390101","display_name":"Yuehai Chen","orcid":"https://orcid.org/0000-0002-3166-5342"},"institutions":[{"id":"https://openalex.org/I139024713","display_name":"Guangdong University of Technology","ror":"https://ror.org/04azbjn80","country_code":"CN","type":"education","lineage":["https://openalex.org/I139024713"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yuehai Chen","raw_affiliation_strings":["School of Information Engineering, Guangdong University of Technology, Guangzhou, China"],"affiliations":[{"raw_affiliation_string":"School of Information Engineering, Guangdong University of Technology, Guangzhou, China","institution_ids":["https://openalex.org/I139024713"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037916954","display_name":"Wujian Ye","orcid":"https://orcid.org/0000-0002-8163-5133"},"institutions":[{"id":"https://openalex.org/I139024713","display_name":"Guangdong University of Technology","ror":"https://ror.org/04azbjn80","country_code":"CN","type":"education","lineage":["https://openalex.org/I139024713"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wujian Ye","raw_affiliation_strings":["School of Computer Science and Technology, Guangdong University of Technology, Guangzhou, China"],"affiliations":[{"raw_affiliation_string":"School of Computer Science and Technology, Guangdong University of Technology, Guangzhou, China","institution_ids":["https://openalex.org/I139024713"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5087111032","display_name":"Yu Gui","orcid":"https://orcid.org/0000-0002-2085-3284"},"institutions":[{"id":"https://openalex.org/I139024713","display_name":"Guangdong University of Technology","ror":"https://ror.org/04azbjn80","country_code":"CN","type":"education","lineage":["https://openalex.org/I139024713"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yu Gui","raw_affiliation_strings":["School of Information Engineering, Guangdong University of Technology, Guangzhou, China"],"affiliations":[{"raw_affiliation_string":"School of Information Engineering, Guangdong University of Technology, Guangzhou, China","institution_ids":["https://openalex.org/I139024713"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100365628"],"corresponding_institution_ids":["https://openalex.org/I139024713"],"apc_list":null,"apc_paid":null,"fwci":5.8181,"has_fulltext":false,"cited_by_count":65,"citation_normalized_percentile":{"value":0.96968584,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":98,"max":100},"biblio":{"volume":"69","issue":"6","first_page":"2553","last_page":"2566"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10581","display_name":"Neural dynamics and brain function","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/2805","display_name":"Cognitive Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/neuromorphic-engineering","display_name":"Neuromorphic engineering","score":0.8851732015609741},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7927545309066772},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7585444450378418},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.7437078952789307},{"id":"https://openalex.org/keywords/mnist-database","display_name":"MNIST database","score":0.7332521080970764},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6660423278808594},{"id":"https://openalex.org/keywords/spiking-neural-network","display_name":"Spiking neural network","score":0.636023998260498},{"id":"https://openalex.org/keywords/frame-rate","display_name":"Frame rate","score":0.625749945640564},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5728399157524109},{"id":"https://openalex.org/keywords/acceleration","display_name":"Acceleration","score":0.5394597053527832},{"id":"https://openalex.org/keywords/frame","display_name":"Frame (networking)","score":0.5118724703788757},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.45999419689178467},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.4423351287841797},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.42089223861694336},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.35623234510421753},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.3328544497489929},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.19343364238739014},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07183954119682312}],"concepts":[{"id":"https://openalex.org/C151927369","wikidata":"https://www.wikidata.org/wiki/Q1981312","display_name":"Neuromorphic engineering","level":3,"score":0.8851732015609741},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7927545309066772},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7585444450378418},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.7437078952789307},{"id":"https://openalex.org/C190502265","wikidata":"https://www.wikidata.org/wiki/Q17069496","display_name":"MNIST database","level":3,"score":0.7332521080970764},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6660423278808594},{"id":"https://openalex.org/C11731999","wikidata":"https://www.wikidata.org/wiki/Q9067355","display_name":"Spiking neural network","level":3,"score":0.636023998260498},{"id":"https://openalex.org/C3261483","wikidata":"https://www.wikidata.org/wiki/Q119565","display_name":"Frame rate","level":2,"score":0.625749945640564},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5728399157524109},{"id":"https://openalex.org/C117896860","wikidata":"https://www.wikidata.org/wiki/Q11376","display_name":"Acceleration","level":2,"score":0.5394597053527832},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.5118724703788757},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.45999419689178467},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.4423351287841797},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.42089223861694336},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.35623234510421753},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.3328544497489929},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.19343364238739014},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07183954119682312},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C74650414","wikidata":"https://www.wikidata.org/wiki/Q11397","display_name":"Classical mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2022.3160693","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2022.3160693","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[{"id":"https://openalex.org/G5919707873","display_name":null,"funder_award_id":"2018B030338001","funder_id":"https://openalex.org/F4320336405","funder_display_name":"Special Project for Research and Development in Key areas of Guangdong Province"},{"id":"https://openalex.org/G8958443953","display_name":null,"funder_award_id":"220413548","funder_id":"https://openalex.org/F4320325030","funder_display_name":"Guangdong University of Technology"},{"id":"https://openalex.org/G952246457","display_name":null,"funder_award_id":"2018B010115002","funder_id":"https://openalex.org/F4320336405","funder_display_name":"Special Project for Research and Development in Key areas of Guangdong Province"}],"funders":[{"id":"https://openalex.org/F4320325030","display_name":"Guangdong University of Technology","ror":"https://ror.org/04azbjn80"},{"id":"https://openalex.org/F4320336405","display_name":"Special Project for Research and Development in Key areas of Guangdong Province","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":28,"referenced_works":["https://openalex.org/W191001584","https://openalex.org/W1604973310","https://openalex.org/W1645800954","https://openalex.org/W2006370340","https://openalex.org/W2020676607","https://openalex.org/W2085949935","https://openalex.org/W2088192327","https://openalex.org/W2102397476","https://openalex.org/W2112796928","https://openalex.org/W2114691690","https://openalex.org/W2157239334","https://openalex.org/W2162003043","https://openalex.org/W2163288878","https://openalex.org/W2263410234","https://openalex.org/W2750384547","https://openalex.org/W2798690537","https://openalex.org/W2907516714","https://openalex.org/W2963797593","https://openalex.org/W2992437543","https://openalex.org/W3016070908","https://openalex.org/W3033007178","https://openalex.org/W3110059873","https://openalex.org/W3115631645","https://openalex.org/W3124716720","https://openalex.org/W3164962964","https://openalex.org/W3201870057","https://openalex.org/W4321347860","https://openalex.org/W6743688258"],"related_works":["https://openalex.org/W3137378424","https://openalex.org/W2809732489","https://openalex.org/W4287780255","https://openalex.org/W3023361272","https://openalex.org/W4391092513","https://openalex.org/W4281699635","https://openalex.org/W4321472116","https://openalex.org/W3202619090","https://openalex.org/W3089892344","https://openalex.org/W3102040318"],"abstract_inverted_index":{"Spiking":[0],"neural":[1],"network":[2,66],"(SNN)":[3],"can":[4],"process":[5],"discrete":[6],"spikes":[7],"and":[8,16,31,44,62,72,87,96,135,142,171,181,193],"offers":[9],"a":[10,34,50,76,100,132,136,147],"high":[11,70],"degree":[12],"of":[13,37,64,113,120,150,177,187],"real-time":[14],"performance":[15],"excellent":[17],"energy":[18],"efficiency":[19],"ratio.":[20],"However,":[21],"most":[22],"current":[23],"neuromorphic":[24,53],"hardware":[25,54],"platforms":[26],"lack":[27],"efficient":[28],"driven":[29,103],"algorithms":[30],"only":[32],"support":[33],"single":[35],"type":[36],"neuron":[38,77,121],"model,":[39],"which":[40],"has":[41],"slow":[42],"speed":[43,71],"poor":[45],"scalability.":[46,74],"This":[47],"paper":[48],"proposes":[49],"general":[51],"FPGA-based":[52],"acceleration":[55,63],"platform":[56,128,164],"(FPGA-NHAP),":[57],"supporting":[58],"the":[59,84,92,110,117,126,162,169,175],"effective":[60],"inference":[61],"SNN":[65,157],"with":[67,91,146],"low":[68],"power,":[69],"good":[73],"First,":[75],"computing":[78],"unit":[79],"is":[80,106,129],"designed":[81],"to":[82,108],"simulate":[83],"both":[85],"LIF":[86],"Izhikevich":[88],"(IZH)":[89],"neurons":[90,141],"parallel":[93],"spike":[94,111],"caching":[95],"scheduling":[97],"technique.":[98],"Second,":[99],"novel":[101],"integrated":[102],"update":[104,123],"algorithm":[105],"proposed":[107,127,163],"complete":[109],"encoding":[112],"external":[114],"data,":[115],"reducing":[116],"waiting":[118],"time":[119],"state":[122],"effectively.":[124],"Third,":[125],"implemented":[130],"using":[131],"RISC-V":[133],"processor":[134],"Xilinx":[137],"FPGA,":[138],"simulating":[139],"16,384":[140],"16.8":[143],"million":[144],"synapses":[145],"power":[148],"consumption":[149],"0.535":[151],"W.":[152],"Finally,":[153],"two":[154],"different":[155],"three-layer":[156],"networks":[158],"are":[159],"deployed":[160],"on":[161,168],"for":[165],"recognition":[166],"tasks":[167],"MNIST":[170],"Fashion-MNIST":[172],"datasets,":[173],"achieving":[174],"accuracy":[176],"97.70%,":[178],"85.14%":[179],"(LIF)":[180,192],"97.81%,":[182],"83.16%":[183],"(IZH),":[184,198],"frame":[185],"rates":[186],"208":[188],"frame/s,":[189,195],"128":[190],"frame/s":[191,197],"206":[194],"141":[196],"respectively.":[199]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":26},{"year":2024,"cited_by_count":21},{"year":2023,"cited_by_count":10},{"year":2022,"cited_by_count":6}],"updated_date":"2026-04-09T08:11:56.329763","created_date":"2025-10-10T00:00:00"}