{"id":"https://openalex.org/W4214833843","doi":"https://doi.org/10.1109/tcsi.2022.3152653","title":"SRAM-Based In-Memory Computing Macro Featuring Voltage-Mode Accumulator and Row-by-Row ADC for Processing Neural Networks","display_name":"SRAM-Based In-Memory Computing Macro Featuring Voltage-Mode Accumulator and Row-by-Row ADC for Processing Neural Networks","publication_year":2022,"publication_date":"2022-03-03","ids":{"openalex":"https://openalex.org/W4214833843","doi":"https://doi.org/10.1109/tcsi.2022.3152653"},"language":"en","primary_location":{"id":"doi:10.1109/tcsi.2022.3152653","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2022.3152653","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5011907615","display_name":"Junjie Mu","orcid":"https://orcid.org/0000-0002-6496-6539"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"Junjie Mu","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100706959","display_name":"Hyunjoon Kim","orcid":"https://orcid.org/0000-0001-9906-073X"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Hyunjoon Kim","raw_affiliation_strings":["School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035469250","display_name":"Bongjin Kim","orcid":"https://orcid.org/0000-0001-5397-9628"},"institutions":[{"id":"https://openalex.org/I154570441","display_name":"University of California, Santa Barbara","ror":"https://ror.org/02t274463","country_code":"US","type":"education","lineage":["https://openalex.org/I154570441"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bongjin Kim","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of California at Santa Barbara, Santa Barbara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California at Santa Barbara, Santa Barbara, CA, USA","institution_ids":["https://openalex.org/I154570441"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5011907615"],"corresponding_institution_ids":["https://openalex.org/I172675005"],"apc_list":null,"apc_paid":null,"fwci":3.3143,"has_fulltext":false,"cited_by_count":37,"citation_normalized_percentile":{"value":0.92694697,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":96,"max":99},"biblio":{"volume":"69","issue":"6","first_page":"2412","last_page":"2422"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9955000281333923,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8018205165863037},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5714725852012634},{"id":"https://openalex.org/keywords/accumulator","display_name":"Accumulator (cryptography)","score":0.5585398077964783},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5392031073570251},{"id":"https://openalex.org/keywords/replica","display_name":"Replica","score":0.5199971795082092},{"id":"https://openalex.org/keywords/content-addressable-memory","display_name":"Content-addressable memory","score":0.4565533995628357},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.42962825298309326},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4206521213054657},{"id":"https://openalex.org/keywords/row-and-column-spaces","display_name":"Row and column spaces","score":0.4117320775985718},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.37166696786880493},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.2878010869026184},{"id":"https://openalex.org/keywords/row","display_name":"Row","score":0.2544805705547333},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.25390002131462097},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20855757594108582},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.13653606176376343}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8018205165863037},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5714725852012634},{"id":"https://openalex.org/C2078106","wikidata":"https://www.wikidata.org/wiki/Q14906620","display_name":"Accumulator (cryptography)","level":2,"score":0.5585398077964783},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5392031073570251},{"id":"https://openalex.org/C2775937380","wikidata":"https://www.wikidata.org/wiki/Q1232589","display_name":"Replica","level":2,"score":0.5199971795082092},{"id":"https://openalex.org/C53442348","wikidata":"https://www.wikidata.org/wiki/Q745101","display_name":"Content-addressable memory","level":3,"score":0.4565533995628357},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.42962825298309326},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4206521213054657},{"id":"https://openalex.org/C104140500","wikidata":"https://www.wikidata.org/wiki/Q2088159","display_name":"Row and column spaces","level":3,"score":0.4117320775985718},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.37166696786880493},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2878010869026184},{"id":"https://openalex.org/C135598885","wikidata":"https://www.wikidata.org/wiki/Q1366302","display_name":"Row","level":2,"score":0.2544805705547333},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.25390002131462097},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20855757594108582},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.13653606176376343},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tcsi.2022.3152653","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tcsi.2022.3152653","pdf_url":null,"source":{"id":"https://openalex.org/S116977442","display_name":"IEEE Transactions on Circuits and Systems I Regular Papers","issn_l":"1549-8328","issn":["1549-8328","1558-0806"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Circuits and Systems I: Regular Papers","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":38,"referenced_works":["https://openalex.org/W1806144281","https://openalex.org/W1999085092","https://openalex.org/W2058490651","https://openalex.org/W2075096358","https://openalex.org/W2112547256","https://openalex.org/W2124969960","https://openalex.org/W2300242332","https://openalex.org/W2319920447","https://openalex.org/W2591601611","https://openalex.org/W2594492285","https://openalex.org/W2725092576","https://openalex.org/W2777372517","https://openalex.org/W2782511028","https://openalex.org/W2788013190","https://openalex.org/W2790556218","https://openalex.org/W2894696827","https://openalex.org/W2895531329","https://openalex.org/W2904299207","https://openalex.org/W2906663849","https://openalex.org/W2921013323","https://openalex.org/W2965106300","https://openalex.org/W2966285227","https://openalex.org/W2969812992","https://openalex.org/W2976137532","https://openalex.org/W2985727781","https://openalex.org/W2990591126","https://openalex.org/W3000301330","https://openalex.org/W3015887053","https://openalex.org/W3017968097","https://openalex.org/W3097655915","https://openalex.org/W3099871312","https://openalex.org/W3163974534","https://openalex.org/W3170773788","https://openalex.org/W6693397755","https://openalex.org/W6700264148","https://openalex.org/W6748877789","https://openalex.org/W6748967906","https://openalex.org/W6779885597"],"related_works":["https://openalex.org/W3013979739","https://openalex.org/W2655578171","https://openalex.org/W2577913821","https://openalex.org/W4296976839","https://openalex.org/W2460131733","https://openalex.org/W2372946558","https://openalex.org/W3126044086","https://openalex.org/W4236952075","https://openalex.org/W2068933159","https://openalex.org/W2561621772"],"abstract_inverted_index":{"This":[0],"paper":[1,166],"presents":[2,167],"a":[3,34,44,104,168,186,195],"mixed-signal":[4],"SRAM-based":[5,28],"in-memory":[6],"computing":[7],"(IMC)":[8],"macro":[9,17],"for":[10,114,160],"processing":[11],"binarized":[12],"neural":[13],"networks.":[14],"The":[15,118,150,199],"IMC":[16,189],"consists":[18,32],"of":[19,33,58,74,146],"<inline-formula":[20],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[21,135,215],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">":[22],"<tex-math":[23],"notation=\"LaTeX\">$128\\times":[24],"128$":[25],"</tex-math></inline-formula>":[26],"(16K)":[27],"bitcells.":[29,149],"Each":[30],"bitcell":[31,190],"standard":[35],"6T":[36],"SRAM":[37,67,188],"bitcell,":[38],"an":[39,49,128],"XNOR-based":[40],"binary":[41],"multiplier,":[42],"and":[43,60,103,112,116,202,212],"pseudo-differential":[45,169],"voltage-mode":[46,170,180],"driver":[47],"(i.e.,":[48],"accumulator":[50,171],"unit).":[51],"Multiply-and-accumulate":[52],"(MAC)":[53],"operations":[54],"between":[55],"64":[56,66],"pairs":[57],"inputs":[59],"weights":[61],"(stored":[62],"in":[63,71,78,155,175],"the":[64,75,108,121,143,156,176],"first":[65],"bitcells)":[68],"are":[69,158],"performed":[70],"128":[72],"rows":[73],"macro,":[76],"all":[77],"parallel.":[79],"A":[80,93,182],"weight-stationary":[81],"architecture,":[82],"which":[83],"minimizes":[84],"off-chip":[85],"memory":[86],"accesses,":[87],"effectively":[88],"reduces":[89,107],"energy-hungry":[90],"data":[91],"communications.":[92],"row-by-row":[94],"analog-to-digital":[95],"converter":[96],"(ADC)":[97],"based":[98],"on":[99],"32":[100,147,152],"replica":[101,148,153],"bitcells":[102,154],"sense":[105],"amplifier":[106],"ADC":[109,119,208],"area":[110],"overhead":[111],"compensates":[113],"nonlinearity":[115],"variation.":[117],"converts":[120],"MAC":[122],"result":[123],"from":[124],"each":[125],"row":[126,157],"to":[127,172],"N-bit":[129],"digital":[130],"output":[131],"taking":[132],"2":[133],"<sup":[134,214],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">N</sup>":[136],"-1":[137],"cycles":[138],"per":[139],"conversion":[140],"by":[141],"sweeping":[142],"reference":[144],"level":[145],"remaining":[151],"utilized":[159],"offset":[161],"calibration.":[162],"In":[163],"addition,":[164],"this":[165],"address":[173],"issues":[174],"current-mode":[177],"or":[178],"single-ended":[179],"accumulator.":[181],"test":[183],"chip":[184],"including":[185],"16Kbit":[187],"array":[191],"is":[192,204],"fabricated":[193],"using":[194],"65nm":[196],"CMOS":[197],"technology.":[198],"measured":[200],"energy-":[201],"area-efficiency":[203],"741-87TOPS/W":[205],"with":[206],"1-5bit":[207],"at":[209],"0.5V":[210],"supply":[211],"3.97TOPS/mm":[213],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[216],",":[217],"respectively.":[218]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":11},{"year":2024,"cited_by_count":11},{"year":2023,"cited_by_count":11},{"year":2022,"cited_by_count":3}],"updated_date":"2026-03-31T07:56:22.981413","created_date":"2025-10-10T00:00:00"}